2024 Digital Electronic Circuits

Font size  SML

Register update notification mail Add to favorite lecture list
Academic unit or major
Undergraduate major in Electrical and Electronic Engineering
Instructor(s)
Taguchi Dai  Okada Kenichi 
Class Format
Lecture    (Face-to-face)
Media-enhanced courses
Day/Period(Room No.)
Tue1-2(M-124)  Fri1-2(M-124)  
Group
-
Course number
EEE.C321
Credits
2
Academic year
2024
Offered quarter
1Q
Syllabus updated
2024/3/14
Lecture notes updated
-
Language used
Japanese
Access Index

Course description and aims

This course focuses on the fundamentals of digital circuit. Topics include binary number, logical algebra and its calculation, basic logic gate, combinational logic circuit, flip-flops and sequential circuit. Most of electronic devices consists of digital circuit technique. By combining lectures and exercises, the course enables students to understand and acquire the fundamentals of logic circuit so that students can design a simple circuit. Students will experience the satisfaction of solving practical circuit problems by using their knowledge regarding a logic circuit acquired through this course.

Student learning outcomes

By the end of this course, students will be able to:
1) Understand and explain the fundamentals of logical algebra and logic gates.
2) Analyze and design a simple combinational logic circuit.
3) Analyze and design flip-flops.
4) Analyze and design a simple sequential logic circuit.

Keywords

Digital circuit, logic circuit, logical algebra, combinational logic circuit, flip-flop, sequential circuit

Competencies that will be developed

Specialist skills Intercultural skills Communication skills Critical thinking skills Practical and/or problem-solving skills
・Applied specialist skills on EEE

Class flow

At the beginning of each class, solutions to exercise problems that were given at the previous class are reviewed. Towards the end of class, students are given exercise problems related to the lecture given that day to solve. To prepare for class, students should read the course schedule section and check what topics will be covered. Required learning should be completed outside of the classroom for preparation and review purposes.

Course schedule/Required learning

  Course schedule Required learning
Class 1 Digital information We can calculate binary numbers and make truth table based on logic circuits
Class 2 CMOS circuits We can explain the concept of CMOS switches based on ON-OFF states of MOS transistors
Class 3 CMOS-based NAND NOR circuits We can explain CMOS logic circuits and model the truth table by using CMOS switches.
Class 4 NOT AND OR gates and logic algebra We understand logic algebra and explain NOT AND OR gates as a basic gate in terms of the logic algebra. We can describe OR of ANDs expressions in terms of disjunctive normal form, using given truth tables.
Class 5 Simplification, Karnaugh map We understand the idea of logical adjacency and can simplify logical expressions by using a method known as the Karnaugh map.
Class 6 NAND-based circuits and NOT-AND-OR-based expressions We can exchange the expressions for truth tables among NAND-based circuits, NOR-based-circuits, NOT-AND-OR-based OR of ANDs and AND of ORs expressions
Class 7 Overall exercise of the former half of the course Review the former half of the course with exercise problems
Class 8 Mid term check exercise Check progress in understanding of combinational digital circuits discussed in lectures 1-7. We understand and use their concepts on logic algebra, CMOS circuits, and various logic circuits expressions. We can also rearrange and transform the circuits among various types of expressions.
Class 9 Flip-flop 1 Understand RS-FF, JK-FF and D-FF as well as simple sequential circuits
Class 10 Flip-flop 2 Understand counter circuits, master-slave FF, and edge-trigger FF
Class 11 Application of Flip-flop Understand Shift-register and counter circuits
Class 12 Sequential circuit 1 Understand simple sequential circuits using D-FFs, state transition diagram and table, and design simple sequential circuits using D-FFs
Class 13 Sequential circuit 2 Understand the simplification of sequential circuits
Class 14 Sequential circuit 3 Understand the simplification with lengthy states, and design synchronous counter circuits.

Out-of-Class Study Time (Preparation and Review)

To enhance effective learning, students are encouraged to spend approximately 100 minutes preparing for class and another 100 minutes reviewing class content afterwards (including assignments) for each class.
They should do so by referring to textbooks and other course material.

Textbook(s)

None

Reference books, course materials, etc.

All course materials will be uploaded to T2SCHOLA.

(reference books)
T. Ndjountche, Digital Electronics 1, Wiley ISTE, ebook, 2016.

Assessment criteria and methods

The above required learning will be evaluated by using Mid term check exercise (35%), home work (1-7th lectures) (15%), End-term Exam (40%), home work (9-14th lectures)(10%).

Related courses

  • EEE.C331 : Computer Architecture (Electrical and Electronic Engineering)
  • EEE.C341 : Integrated Circuit Technology

Prerequisites (i.e., required knowledge, skills, courses, etc.)

No prerequisite.

Page Top