▶Japanese
Post to SNS
- Home
- > School of Engineering
- > Graduate major in Information and Communications Engineering
- > Parallel and Reconfigurable VLSI Computing
- School of Science
-
School of Engineering
- Undergraduate major in Mechanical Engineering
- Undergraduate major in Systems and Control Engineering
- Undergraduate major in Electrical and Electronic Engineering
- Undergraduate major in Information and Communications Engineering
- Undergraduate major in Industrial Engineering and Economics
- Common courses
- School of Materials and Chemical Technology
- School of Computing
- School of Life Science and Technology
- School of Environment and Society
- 工学院，物質理工学院，環境・社会理工学院共通科目
- Liberal arts and basic science courses
- First-Year Courses
- School of Science
- School of Engineering
- School of Materials and Chemical Technology
- School of Computing
- School of Life Science and Technology
-
School of Environment and Society
- Department of Architecture and Building Engineering
- Department of Civil and Environmental Engineering
- Department of Transdisciplinary Science and Engineering
- Department of Social and Human Sciences
- Department of Innovation Science
- Graduate major in Technology and Innovation Management
- Common courses
- Liberal arts and basic science courses
- Academic unit or major
- Graduate major in Information and Communications Engineering
- Instructor(s)
- Nakahara Hiroki
- Class Format
- Lecture
- Media-enhanced courses
- Day/Period(Room No.)
- Tue5-6(S323) Fri5-6(S323)
- Group
- -
- Course number
- ICT.I425
- Credits
- 2
- Academic year
- 2019
- Offered quarter
- 2Q
- Syllabus updated
- 2019/4/18
- Lecture notes updated
- 2019/8/2
- Language used
- English
- Access Index
-
Lecture
Lecture 1 FPGA Introduction
2019.6.14(Fri.) 5-6Session
Lecture
Lecture 2 Hardware Preliminary
2019.6.18(Tue.) 5-6Session
Lecture
Lecture 3 Walk Through FPGA Design
2019.6.21(Fri.) 5-6Session
Lecture
Lecture 4 FPGA Architecture
2019.6.25(Tue.) 5-6Session
Lecture
Lecture 5 RTL Design
2019.6.28(Fri.) 5-6Session
Lecture_5_RTL_design_revision1_2019June28(5711KB)
I modified today's lecture slide and extended a deadline of homework to Friday, 5th, July.
Lecture
Lecture 6 FPGA Synthesis Flow
2019.7.2(Tue.) 5-6Session
Lecture
Lecture 7 Practical RTL Design
2019.7.5(Fri.) 5-6Session
Lecture
Lecture 8
2019.7.9(Tue.) 5-6Session
Lecture
Lecture 9
2019.7.12(Fri.) 5-6Session
Lecture
Lecture 10 RTL Design: Tiny Processor
2019.7.16(Tue.) 5-6Session
Lecture
Lecture 11 High-Level Synthesis (HLS) Design: Introduction
2019.7.19(Fri.) 5-6Session
Lecture
Lecture 12 HLS Optimizations
2019.7.23(Tue.) 5-6Session
Lecture
Lecture 13 Practical HLS Design
2019.7.26(Fri.) 5-6Session
Lecture
Lecture 14 Complexity of Logic Functions, and its Decomposition: Synthesis for an FPGA
2019.7.30(Tue.) 5-6Session
Lecture
Lecture 15 Deep Neural Network on an FPGA
2019.8.2(Fri.) 5-6Session
Lecture
Lecture 16
2019.8.6(Tue.) 5-6Session
It is necessary for those who refer to the PDF file to use "Adobe Reader" as the plug-in software of Adobe System Company.
If you don't have the software, please download from this item (free).
