

VLSI Layout Design Overview (1) History and Design Flow

Atsushi Takahashi Department of Information and Communications Engineering School of Engineering Tokyo Institute of Technology atsushi@ict.e.titech.ac.jp


ICT. I419 VLSI Layout Design

VLSI Layout Design (Overview 1)



VLSI

- <u>Very</u> <u>Large</u> <u>Scale</u> <u>Integrated</u> Circuit
- Contained in a variety of products
 - Computer
 - CPU, Network
 - Consumer electronics
 - Digital TV, DVD, Mobile phone, iPad, …
 - Automotive
 - Navigation, Engine Control, …
 - Autonomous Driving
 - -Others



Moore's Law: #elements in one chip - Twice in 1.5 year (+58% per year) - Now : More than 1G elements in one chip


- Makimoto's Wave
 - Alternate standardization and customization in 10 year cycles

VLSI Layout Design (Overview 1)

History of VLSI

- **1959**
 - Transistors, diffusive resistances, wires are fabricated on a silicon substrate by using lithography and etching technology
 - Few elements are in one chip
 - Robert Noyce (A founder of Intel)
 - Jack Kilby (Nobel Prize in Physics, 2000)











VLSI Design / Manufacturing

Integration of Various Technologies

- Device Manufacture
 - Make transistors small
 - Mask Design, Exposure, Polishing, Dicing
- Circuit Design, Layout Design
 - High Speed, Low Power, Reliability
- Packaging, Printed Circuit Board
 - -Wire Bonding
- System Design
- Software Design
- Marketing






Tokyo Tech

<u>Moore's law (1965)</u>

■ Gordon E. Moore (A founder of Intel)

#Tr/Chip doubling every 18 months (or two years)



Inevitable Paradigm Shifts



- The number of transistors in one chip becomes 100 times in every 10 years
- The smaller the feature size of VLSI chip is
 - the higher the performance of VLSI is
 - the larger the difficulty in VLSI design is
- Time-to-market constraint
- Performance (area, speed, power...)
 constraint



Change of Names

- IC: <u>Integrated</u> <u>C</u>ircuit (1960-)
- LSI: <u>Large</u> <u>S</u>cale <u>I</u>C

(1970-)


(1980-)

- VLSI: <u>V</u>ery <u>L</u>arge <u>S</u>cale <u>I</u>C
- ULSI: <u>U</u>ltra <u>L</u>arge <u>S</u>cale <u>I</u>C (1990-)
- System LSI
- SoC (System on Chip)
- SiP (System in Package),…



VLSI Manufacture vs. Design

#transistor in VLSI chip +58%/year
 VLSI design productivity +21%/year




VLSI Layout Design (Overview 1)

<u>Makimoto's Wave</u> (1987)



- Tsugio Makimoto (former Sony CTO etc.)
 - Semiconductor industry's cyclical alternation between <u>standardization</u> and <u>customization</u>



VLSI Layout Design (Overview 1)



С

sw2

sw2

b

sw1

SW1

а

а

<u>Change of Design Method</u>


- Design Method
 - Manual Design
 - Circuit Diagram, Mask
 - Computer Aided Design
 - Boring simple tasks
 - Design Automation
 - Inferior quality but used since a circuit is too big to design manually
- Design Objectives
 - Area (Request from manufacturing, Yield, Cost)
 - Speed (Request from market, Emergence of PC)
 - Power (Emergence of Mobile products)
 - Noise (Influence to TV, Medical products)

<u>Change of Design Style</u>

- Full Custom Design
- Semi Custom Design
- Standard Cell
 - -Same cell height
- Gate Array
 - Same transistor layout
- FPGA (Field Programmable Gate Array)

VLSI Layout Design (Overview 1)

- Same logic elements
- Reconfigurable
- IP base




Tokyo Tecl

Sequential Circuit




- Inputs are given sequentially
- Input history is stored in circuit
- Outputs are generated sequentially by using inputs and stored data (history, state)



VLSI Design

Tokyo Tech

- Objective: optimize
 - -Area, Speed, Power, Noise, …
 - Transition time from one state to another
 - Correct <u>output</u> must be <u>recognized</u>
 - Correct <u>state</u> must be <u>stored</u>





Behavioral specification (C, VHDL, data flow graph, etc.)

RTL description (registers, modules, MUX, etc.)

logic synthesis

Gate level circuit (NAND, NOR, etc.)


physical (layout) synthesis

Layout



Desire for Chip Area Reduction

More chips and more earnings
✓ Cost per wafer is almost constant




Packing Problem

Tokyo Tech

19


- Not so difficult if the number of modules is small
 An optimal solution can not be found in practical time in general if the number of modules is large
- In VLSI design, routing should be taken into account





<u>Design rule vs</u>. Typical delay

- Feature size becomes small, then
 - transistor switching speed increases
 - -wire resistance increases




VLSI Layout Design (Overview 1)

Delay Model Evolution




- Previous: routing delay = length
- Current: routing delay = length + distance
- Future: more accurate model is necessary





Growth of Layout Importance


- Signal Delay Estimation
 - Previous: gate level consideration is enough
 - signal delay is proportional to #gate routing hardly affect signal delay
 - Future: layout consideration is essential
 - signal delay depends on its path
 <u>existence of gate hardly affect signal delay</u>





Global Delay Variation

- Routing Delay and Gate Delay change independently
- $\checkmark D_{\text{total}} = x \times D_{\text{gate}} + y \times D_{\text{wire}}$
 - Verification in 9 Conditions (Safety, Pessimistic)
 - 3 conditions are enough (Theoretically)




VLSI Layout Design (Overview 1)

Channel Routing

Tokyo Tech


- 2-Layer Channel Routing
 - Connect pins on the boundary of routing area using 2-layer
 - Minimize the number of tracks (height, width) of channel



Via Problem



- Via Minimization
 - Minimize #via by assigning wires into proper layer




VLSI Layout Design (Overview 1)




Via Problem (2)

- Double Via Insertion
 - Minimize #single-via to improve the reliability



<u>Pin Crisis</u>

- Assumption 1
 - Chip is a square with length *l*
 - Chip area $S = l^2$
 - -Grid interval λ
 - minimum feature size
 - minimum spacing
 - precision of lithography



- The amount of functionality on chip $Q = \alpha \frac{S}{\lambda^2}$ (α : constant)
- Assumption 2
 - The number of required pins $P_{req} = \frac{Q}{B}$ (β : constant)
 - 1 pin is needed for every β pins
- Assumption 3
 - The number of available pins $P_{sup} \leq \frac{4l}{\lambda}$



An upper bound of chip functionality

 \blacksquare The maximum functionality is independent of λ

$$-P_{req} = \frac{Q}{\beta}, P_{sup} \leq \frac{4l}{\lambda}, Q = \alpha \frac{S}{\lambda^2}$$


$$P_{req} \leq P_{sup}$$

$$\Rightarrow \quad \frac{Q}{\beta} \leq \frac{4l}{\lambda}$$

$$\Rightarrow \quad Q^{2} \leq \beta^{2} \frac{16l^{2}}{\lambda^{2}}$$

$$\Rightarrow \quad \alpha \frac{S}{\lambda^{2}} Q \leq \beta^{2} \frac{16S}{\lambda^{2}}$$

$$\Rightarrow \quad Q \leq 16 \frac{\beta^{2}}{\alpha}$$



- Miniaturization does not always increase the functionality on chip
 - α : element density
 - β : pin demand ratio (1 pin is needed for every β pins)

Tokyo Tech

Example

$$Q \leq 16 \frac{\beta^2}{\alpha}$$

- $\alpha = 1, \quad \beta = 1 \quad \Rightarrow \ Q \leq 16$
- $\alpha = 7/8, \beta = 2 \quad \Rightarrow \ Q \leq 73$

-
$$Q = 4000 \Rightarrow \alpha = \frac{2}{5}, \beta = 10$$

$$- Q = 40000 \Rightarrow \alpha = \frac{1}{25}, \beta = 10$$

Problem 1.1



- If we regard placement problem as combinatorial problem, a basic placement problem would be "divide region into subregions (rooms) and assign at most one element to each subregion (room)."
 - 1. Assign distinct n blocks to k^2 subregions (rooms). Give the number of distinct assignments f(k,n) where $k^2 \ge n$.
 - 2. Assign distinct n blocks to n² subregions (rooms). Assume that it takes 1 μs to evaluate one assignment. What is the maximum n to evaluate all distinct assignments within "one space-time" which is 13.8 billion years? What is the maximum n within ten space-times?

Problem 1.2



- Consider more practical assumptions in the discussion of pin crisis.
 - 1. Give an upper bound of chip functionality when Assumption-1 changes "Chip is a rectangle with aspect ratio $\gamma~(\geq 1)$ ".
 - 2. Assumption-2 suggests that the number of connections to the outside is linearly proportional to the number of internal elements. However, Rent's law claims that $P_{req} \sim Q^{\varepsilon}$ ($0 < \varepsilon < 1$). Give an upper bound of chip functionality according to Rent's law. Discuss it by using numerical example.
 - 3. Assumption-3 can be relaxed by placing I/O pins inside the chip area as well as perimeter of the chip. Give an upper bound of chip functionality when $P_{sup} = \frac{\delta l}{\lambda}$ ($\delta > 4$).
 - 4. The fact that the order of area is larger than that of perimeter causes pin crisis. Discuss the effect of multi-layer and/or 3-dimensional fabrication on pin crisis.