## Communications and Computer Engineering II (ICT.A413) (情報通信工学統合論 II)

**Day/Period(Room No.):** 3Q Mon 1-2 (S421), Thu 1-2 (S421)

2019.9.25

| Course | schedule | 2019          |
|--------|----------|---------------|
| Course | schedule | <b>∠</b> 019. |

| Course schedule 2019: |   |
|-----------------------|---|
| Day/Lecturer          | Title/Abstract  |
| 1: Sep.26(Thu)        | Digital Integrated Circuits 1: Fundamentals   |
| Takahashi Atsushi     | The basic components of digital integrated circuits and its behavior are introduced.  |
| 2: Sep.30(Mon)        | Analog Integrated Circuits 1: Fundamentals  |
| Takagi Shigetaka      | Properties of basic elements for analog integrated circuits and its synthesis are   |
| 3: Oct.3(Thu)         | introduced. Digital Integrated Circuits 2: Synthesis  |
| Takahashi Atsushi     | The basic of discrete structure and algorithm as well as advances of VLSI and its   |
| 4 O + 7(M )           | design methodologies are introduced.  |
| 4: Oct.7(Mon)         | Analog Integrated Circuits 2: Synthesis  Active inductor designs based on a simple circuit given in the first lecture from    |
| Takagi Shigetaka      | the viewpoints of power consumption and area efficiency are introduced.   |
| 5: Oct.17(Thu)        | Digital Integrated Circuit Design using HDL   |
| Nakamoto Takamichi    | Design of digital integrated circuit using hardware description language (HDL) are explained.                                 |
| 6: Oct.21(Mon)        | Computer System 1: Sensing System   |
| Nakamoto Takamichi    | Principle of a sensor based on its frequency change and its measurement circuit using FPGA are explained.                     |
| 7: Oct.24(Thu)        | Computer System 2: "AI" Hardware Architectures  |
| Masato Motomura       | Hardware-oriented approaches for accelerating "AI" workloads such as deep neural networks (DNNs) will be explored.            |
| 8: Oct.28(Mon)        | Microprocessor 1 : Instruction-Set Architecture   |
| Isshiki Tsuyoshi      | Instruction-set architecture including assembly language and binary machine code  |
| 0 0 + 01/FFI          | and the basic functional behavior of microprocessor is explained.   |
| 9: Oct.31(Thu)        | Microprocessor 2: Processor Micro-architecture  |
| Isshiki Tsuyoshi      | Basic processor micro-architecture including register-file, memories, caches, in-<br>struction decoder and ALU are explained. |
| 10: Nov.4(Mon)        | Compiler 1: Fundamentals  |
| Sugino Nobuhiko       | Procedures of a compiler (Front-End, Intermediate Codes, and Back-End) are  |
| 11: Nov.7(Thu)        | introduced. Compiler 2: Code Optimization Techniques  |
| Sugino Nobuhiko       | Various code optimization techniques and programming techniques for higher per-   |
|                       | formance are given. And, then, code optimization techniques for embedded pro-   |
| 12: Nov.11(Mon)       | cessors are discussed. Embedded Systems 1: Fundamentals and RTOS  |
| Hara Yuko             | Overview of embedded systems and fundamental technologies of embedded soft-   |
|                       | ware, especially about real-time operating systems (RTOS) are introduced.   |
| 13: Nov.14(Thu)       | Embedded Systems 2: Embedded Hardware Synthesis   |
| Hara Yuko             | High-level design methodologies of embedded hardware, such as high-level synthesis, are introduced.                           |
| 14: Nov.18(Mon)       | Logic Functions and FPGA: Fundamentals  |
| Nakahara Hiroki       | Complexity and functional decomposition of logic functions, and its application for   |
|                       | the memory based circuit on the Field Programmable Gate Array are introduced.   |
| 15: Nov.21(Thu)       | Computer System 3: FPGA Applications  |
| Nakahara Hiroki       | Trends for FPGA applications are introduced.  |
|                       |   |

## Reference books, course materials, etc.:

Handouts will be distributed at the beginning of class when necessary

## Assessment criteria and methods:

Learning achievement is evaluated by the quality of the written reports, exercise problems, and etc.

Related courses: ICT.A402 : Communications and Computer Engineering I

## Contact information (e-mail): atsushi@ict.e.titech.ac.jp

Contact each lecturer directly for each class and report.

Office hours: Contact by e-mail in advance to schedule an appointment