



# Clock Distribution


Shmuel Wimer

Bar Ilan Univ. Eng. Faculty

Technion, EE Faculty



# Clock System Architecture



Chip receives external clock through I/O pad.

Clock generator adjusts the global clock to the external clock.

Global clock is distributed across the chip.

Local drivers and gates drive the physical clocks to clocked elements.



# Global Clock Generation

- Receives external clock signal and produce the global clock distributed across the die.
- A large skew occurs between external clock and the physical clocks at clocked elements due to delay of distribution network (wires, buffers, gates).
- Therefore, data at clocked elements is no more in sync with data at I/O pins.
- ***Phased Locked Loop (PLL)*** compensates this delay.
- PLL can perform frequency multiplication to obtain the required on-chip frequencies.




# Synchronous Chip Interface with PLL

Chip A communicates synchronously with chip B


Chip B uses the clock sent by chip A. Data in and out must be synchronized to the common clock.

A PLL produces the global clock of chip B such that it is in sync with the external clock.






## How PLL Works?





# Phase – Frequency Detector (PFD)




The two flip-flops receive the signals at their clock input (one is usually a reference and the other is the sampled).

The output of the leading flip-flop is 1 for the lead duration.

Once the lagging signal arrives, a reset turns both Q\_A and Q\_B to zero.




What happens when the reference and the sampled signals are a shift of each other?



The spikes at Q\_B are a result of the delay of the AND gate driving the CLR input of flip-flop and the internal delay from CLR to Q.



What happens when the reference and the sampled signals have different frequencies?




Sampled is more often 1-value than the reference is, since rising edge of B occurs more often than rising edge of A.





# Charge Pump




Converts PFD error (digital) to charge (analog), which then controls PLL VCO.

Charge is proportional to PFD widths:  $Q_{cp} = I_{up} \times t_{faster} - I_{dn} \times t_{slower}$ .



# Current Mirror




Charge pump consists of current mirrors which are sources of constant current. Device  $N_1$  is in saturation since its gate is connected to high voltage.  $I_{ds} (=I_{in})$  depends only on  $V_{gs}$ .  $V_{gs}$  is similar in  $N_2$ , hence  $I_{out}=I_{in}$ .

This is an ideal current source with infinite output impedance since  $I_{out}$  is independent of  $N_2$  load; a change in output voltage doesn't affect  $I_{out}$ .

Current mirror works similarly for P transistors.




# How Charge Pump Works?






## Faster Mode $V_{out} \rightarrow V_{cc}$






# Slower Mode $V_{out} \rightarrow V_{ss}$





## Loop Filter




Differential amplifier connected as a unity-gain follower is used.



# Voltage Controlled Oscillator (VCO)

A **Ring Oscillator** cascades an **odd** number of inverters and feeds back the last output to first inverter (even number of inverters will be stable). It starts to oscillate spontaneously.




If  $t_{inv}$  is the delay of an inverter and  $n$  is the number of inverters,

oscillation frequency is  $f = 1/(2nt_{inv})$

Frequency can be controlled by number of inverters and supply voltage of inverter (higher voltage obtains faster inverter).



# Components of VCO








# Delay Locked Loop (DLL)

- It is a variant of PLL that uses voltage-controlled delay line rather than oscillator.
- It adjusts phase only. Frequency multiplication is impossible.
- It is simpler than PLL, less sensitive to  $V_{ctrl}$  noise and requires simpler loop filter.
- It is very difficult to correctly design PLL and DLL. It requires expertise in control systems and analog circuit design.




## How DLL Works?







# Clock Distribution Networks




Tree




Mesh




Grid



H-Tree




X-Tree



Tapered H-Tree



# Tree Clock Network (Unconstrained)



No constraints imposed on buffers and wires.

Used mostly by automatic tools in automatic synthesis flows.

Can be used for small blocks within large design.

Tools aim at minimizing the variance of clock delays.



If  $T_{CLK_i}$  is the clock delay at a leaf, the variance expression


$$\sum_{i=1}^n \left[ T_{CLK_i} - \frac{1}{n} \sum_{i=1}^n T_{CLK_i} \right]^2 \text{ should be minimized.}$$

Serpentine routing or extra buffers may be introduced to obtain small variance.

Constraints on power can be imposed by limiting number and size of clock buffers and width of wires.




# Clock Distribution with Grids




**Clock driver tree spans height of chip  
Internal levels shorted together**

Low skew but high power






Clock drivers are on perimeter



Clock drivers are on grid points



# Delay and Skew in Grid Distribution







# DEC's Alpha Microprocessor Clocking


Product
Frequency
Transistors
Process
Power
Clock load

Clock  
Floorplan

Clock  
skew  
plot





# DEC Alpha 21264 Microprocessor Clock distribution








# Clock Distribution with Spines





# Intel's Pentium4 Clock Distribution









# Clock Distribution with Trees

## RC-Tree



Each branch is individually routed to balance RC delay

## H-Tree





Recursive pattern to distribute signals uniformly with equal delay over area

More skew but less power




# Clock H-Tree





# IBM / Motorola PowerPC Clock Distribution


**0.22 $\mu$ m technology**  
**17mm x 17mm die size**  
**19M transistors**  
**6 level metal with copper interconnect technology**  
**Clock tree on top 2 metal levels**  
**1 GHz clock frequency**  
**Almost symmetric H-tree**  
**Simulated clock skew under 15ps**







## Delay Calculation



We use Elmore delay model. Sub trees are modeled as capacitive loads



# Clock Skew and Jitter

- Clock should theoretically arrive simultaneously to all sequential circuits.
- Practically it arrives in different times. The differences are called ***clock skews***.
- Skews result from paths mismatches, process variations and ambient conditions, resulting ***physical clocks***.
- Most systems distribute a ***global clock*** and then use local ***clock gates*** located near clocked elements.


Clock skew consists of the following components:



- **Systematic** is the portion existing under nominal conditions. It can be minimized by appropriate design.
- **Random** is caused by process variations like devices' channel length, oxide thickness, threshold voltage, wire thickness, width and space. It can be measured on silicon and adjusted by delay components.
- **Drift** is caused by time-dependent environmental variations, occurring relatively slowly. Compensation of those must takes place periodically.
- **Jitter** is rapid clock changes, occurring by power noise and clock generator jitter. It cannot be compensated.




## Factors affecting clock skew, Intel 1998, 0.25u.






# Skew, Clock Cycle and Design Margins



Clock Jitter is the same order as skew, but far more difficult to compensate.



# Skew Modeling



$$T_{CLK1} = \sum_{i=1}^m T_i \cong m\tau$$

$$T_{CLK2} = \sum_{i=1}^n T_i \cong n\tau$$

$C_1$  - capacitive load,  $I_d$  - drive current,  $V_{CC}$  - voltage swing

$$\tau = C_1 V_{CC} / I_d$$



Consider a small change in the delay, taking the linear term.

$$\begin{aligned}\Delta\tau &= \frac{\partial\tau}{\partial V_{CC}} \Delta V_{CC} + \frac{\partial\tau}{\partial C_1} \Delta C_1 + \frac{\partial\tau}{\partial I_d} \Delta I_d = \frac{C_1}{I_d} \Delta V_{CC} + \frac{V_{CC}}{I_d} \Delta C_1 - \frac{C_1 V_{CC}}{I_d^2} \Delta I_d \\ &= \tau \left( \frac{\Delta V_{CC}}{V_{CC}} + \frac{\Delta C_1}{C_1} - \frac{\Delta I_d}{I_d} \right) = \alpha\tau\end{aligned}$$

Standard deviation of stage delay is  $\sigma(\tau) = \alpha\tau$ .  $\alpha$  is around 5%.

If clock buffers delays are normally distributed and independent of each other, then  $\sigma(T_{CLK1}) = \sqrt{m}\alpha\tau$ , and  $\sigma(T_{CLK2}) = \sqrt{n}\alpha\tau$ .

Skew is:  $\sigma(T_{skew}) = \sigma(|T_{CLK2} - T_{CLK1}|) = \left(\sqrt{m+n}\right)\alpha_{skew}\tau$ .



# Clock Distribution Switching Power

Consider  $m$  - level clock tree.

Let  $C_{1\_m}$  be the total load of its far-end driven sequential elements.

Assuming a fixed fanout  $k$  of each clock tree buffer, the dynamic power is:  $P_{\text{CLK}_m} = C_{1\_m} V_{\text{CC}}^2 f$ ,

$$P_{\text{CLK}_{(m-j)}} = \frac{C_{1\_m}}{k^j} V_{\text{CC}}^2 f, \quad 0 \leq j \leq m-1.$$





Summing over whole clock tree:

$$P_{\text{CLK}} = \sum_{j=0}^{m-1} C_{1_{(m-j)}} V_{\text{CC}}^2 f =$$

$$V_{\text{CC}}^2 f \sum_{j=0}^{m-1} \frac{C_{1_m}}{k^j} = V_{\text{CC}}^2 f C_{1_m} \left[ \frac{1 - (1/k)^m}{1 - (1/k)} \right]$$

How much of the power is consumed by the far end drivers of clock tree?

$$\frac{P_{\text{CLK}_m}}{P_{\text{CLK}}} = \frac{1 - (1/k)}{1 - (1/k)^m}.$$



Given the number of sequential elements in a block, at least 50% of the switching power is consumed by the far end drivers (clock tree is binary,  $k=2$ ). This number approaches 1 rapidly with  $k$  growth.

**Example:** Assume a block with  $2^{14}$  sequential elements and H-tree clock distribution. Then  $k=4$  and  $m=7$ . The far end drivers consume nearly 75% of the clock tree switching power, while adding the next upper level drivers brings it to more than 90%.



# Active Clock De-Skewing

- Compensates process variability, temperature gradients, imperfect design.
- Can be implemented for global fixes (small HW overhead) or local fixes (high HW overhead).
- Can be used at testing for one time fix (variability occurring during manufacturing), or dynamically concurrently with chip operation.
- Its implementation is a difficult design challenge.



# Intel's Pentium2 De-Skewing System

1998, 450MHz Clock

0.25u process


**60pSec** skew w/o fix


**15pSec** skew with fix

Two clock spines for  
two clock regions.

A phase detector  
detects relative shifts.

Clock of a region is  
shifted by a delay line.





Delay line consists of two cascaded inverters.



Each has a programmable load consists of eight parallel P-N gate capacitors.

The shift register stores a thermometer code for load programming in steps of 12pSec.



# Another Programmable Delay Line

The signal from input to output is delayed or not according to the control bit.



Connecting a series of  $n$  delay elements, each of delay  $2^i$ ,  $n-1 \geq i \geq 0$ , it is possible to control the delay of the line to any value from 0 to  $2^n - 1$  delay units by an  $n$ -bit control word  $(D_{n-1}, D_{n-2}, \dots, D_0)$ .



# Intel's IA64 Itanium1 De-Skewing System



2000, 800MHz clock

0.18u process


**28pSec** skew with fix

**X4 increase** w/o fix

30 independent de-skew regions.


Each cluster is driven from a global H-tree.

Delay circuit in de-skew region are similar to Pentium3 with 20-bit registers.



DSK = Cluster of 4 deskew buffers


CDC = Central Deskew Controller







## Proposal for H-Tree Clock De-Skew – Hierarchical Approach



If a phase detector (PD) has a skew guard band  $g$ , then guard bands may accumulate along tree paths.

For example, if a logic stage is shared between region B and C, it may add  $7g$  time units to path delay.



Clock is distributed by H-tree, but de-skew takes place by neighbor leaves phase detection.



# Clock Characteristics of Commercial Processors

Name	Frequency (MHz)	skew (ps)	Technology (nm)	Clock Dist. style	Deskew
Merom	3,000	18	65	Tree/Grid	Yes
Power6®	5,000	8	65	Sym. H-Tree/Grid	Yes
Quad-Core Opteron™	2,800	12	65	Tree/Grid	
Xeon® processor	3,400	11	65	Tree/Grid	Yes
Itanium® 2 processor	>2,000	10	90	Asymmetric tree	Yes
Power5®	>1,500	27	130	Sym. H-Tree/Grid	No
Pentium® 4 processor	3,600	7	90	Recombinant tile	Yes
Itanium® 2 processor	1,500	24	130	Asymmetric tree	Yes
Power4®	>1,000	25	180	Tree/Grid	No
Itanium® 2 processor	1,000	52	180	Asymmetric tree	No
Pentium® 4 processor	>2,000	16	180	Spine/Grid	Yes
Itanium® processor	800	28	180	H-Tree/Grid	Yes




# Power Consumption in Chips

- Clock power may reach 50% of total (dynamic + static).
- Clock gating is very useful and standard design practice
- Four gating methods:
  - Synthesis based, automated by EDA tools, RTL compilers, inserted into clock-tree
  - Clock enable signals manually defined by designer, inserted into clock-tree, FFs' clock input
  - Data-Driven clock gating, inserted at FF-level
  - Auto-gated FF, inserted at latch-level




# FF Data Toggling (DSP core)






# FF Data Toggling



63 control blocks of  $\mu$ P, 200k FFs





# Data-Driven CLK Gating









# How Many FFs To Group ?


$k$ : # flip-flops,  $q$ : FF probability of D=Q  $q=1-p$

Worst case : All FF are toggling independently of each other.

$$\frac{c_{\text{saving}}}{\text{FF}} \geq \overset{\substack{\text{Net saving per FF} \\ \downarrow}}{q^k} (c_{\text{FF}} + c_{\text{w}}) - \overset{\substack{\text{Latch overhead} \\ \text{amortized over } k \text{ FFs} \\ \downarrow}}{\left[ c_{\text{latch}}/k + (1-q)(c_{\text{w}} + c_{\text{OR}}) \right]}$$

$\uparrow$  Gater's disabling probability                       $\uparrow$  Probability of enabling FF

Derivate by  $k$ :  $q^k \ln q (c_{\text{FF}} + c_{\text{w}}) + c_{\text{latch}}/k^2 = 0$





# Optimal Flip-flop $k$ -size Grouping

Given  $n$  flip-flops and  $m+1$  clock cycles

$\mathbf{a} = (a_1, \dots, a_m)$  is the activity (toggling) of flip-flop

FF <sub>1</sub> :	0	1	0	0	1	1	1	0	0	0	1	0	1	0	1	1	0
FF <sub>2</sub> :	0	1	1	0	1	0	1	0	1	0	1	1	0	0	1	1	1

$\|\mathbf{a}_i \oplus \mathbf{a}_j\|$  is the number of redundant clock pulses occurring by jointly clocking FF <sub>$i$</sub>  and FF <sub>$j$</sub>



# FF Pairwise Activity Model

$G(V, E, w)$ : FF pairwise activity graph.

$v_i \in V$  corresponds to  $\text{FF}_i$ .

$e_{ij} = (v_i, v_j) \in E$  is FF pairing.

$\mathbf{a}_i \mid \mathbf{a}_j$  is joint toggling.

$w(e_{ij}) = \|\mathbf{a}_i \oplus \mathbf{a}_j\|$  is redundant clock pulses, hence a waste.

$E' \subset E$ : vertex matching



Total power:

$$P = 2 \sum_{e_{ij} \in E'} \|\mathbf{a}_i \mid \mathbf{a}_j\| =$$

$$\sum_{v_i \in V} \|\mathbf{a}_i\| + \sum_{e_{ij} \in E'} \sum_{e_{ij} \in E'} \left[ \|\mathbf{a}_i \oplus (\mathbf{a}_i \mid \mathbf{a}_j)\| + \|\mathbf{a}_j \oplus (\mathbf{a}_i \mid \mathbf{a}_j)\| \right] =$$


$$\sum_{v_i \in V} \|\mathbf{a}_i\| + \sum_{e_{ij} \in E'} \|\mathbf{a}_i \oplus \mathbf{a}_j\| = \overset{\text{Essential}}{\sum_{v_i \in V} \|\mathbf{a}_i\|} + \overset{\text{Waste}}{\sum_{e_{ij} \in E'} w(e_{ij})}$$



# Flip-Flop Grouping Algorithm

Minimize:  $\sum \|FF_i \oplus FF_j\|$


Optimal FFs pairing  
can be solved by  
minimal cost perfect  
graph matching.



Can be repeated for groups of size 4, 8, 16 ...



Is repeated perfect matching optimal ?





No! Here is the optimal 4-size grouping

FF1:	0	0	1	0	0	0	1	0	0	0	1	
FF2:	0	1	0	0	0	1	1	0	1	1	0	1
FF6:	1	0	1	1	1	0	1	0	1	0	0	1
FF7:	0	1	1	1	0	1	0	0	1	0	0	1
FF3:	1	1	1	0	0	0	0	1	0	1	1	0
FF4:	1	0	1	0	0	0	0	1	1	1	1	0
FF5:	1	0	0	1	1	0	1	0	1	1	0	0
FF8:	0	1	1	1	1	0	0	1	0	0	0	0








# Multi-Bit Flip-Flop


Saving the power of internal CLK drivers


1-bit flip-flop



+

=







MBFF should be combined with data-driven CG to maximize energy savings.

Toggling vectors (VCD) are unfortunately not always available.

Data-to-clock toggling ratio (probability) is more often available.

How to utilize it for MBFF optimal grouping?



What is the energy waste in 2-bit MBFF?

$$p_j(1 - p_i) + p_i(1 - p_j) = p_i + p_j - 2p_i p_j$$

For  $n$  FFs grouped  
in  $n/2$  MBFFs it is


$$\sum_{j=1}^n p_j - 2 \sum_{i=1}^{n/2} p_{s_i} p_{t_i}$$

What is the optimal MBFF grouping?

Group the FFs such that  $p_1 \leq p_2 \leq \dots \leq p_n$





# Auto-Gated FF





# Look-Ahead CLK Gating








# Power Saving Per FF

$$c_{\text{dyn}}^{\text{save}} =$$

$$(1-p)^k (c_{\text{FF+CLK}} + c_{\text{FF}} + c_{\text{O}}) -$$

$$p(c_X + kc_O) - \left( \frac{c_{\text{FF+CLK}}}{3} + c_{\text{A}_{\text{int}}} + c_{\text{FF}} + c_O \right)$$




$C_{FF}$	$C_{CLK}$	$C_{FF+CLK}$	$C_X$	$C_O$	$C_{A_{int}}$
25.7	33.5	36.9	2.9	3.1	1.7





# Which FF to Gate?





# Results

