

Parallel and Reconfigurable VLSI Computing (3)

Walk Through FPGA Design

Hiroki Nakahara


Tokyo Institute of Technology

Outline

- Design flow, design tool, development environment for implementation of target system on FPGA
- Target board: Digilent Zybo-Z7
- Design tool: Xilinx Vivado 2017.4, XSDK 2017.4
 - 1 Design flow overview
 - 2 HDL design flow with logic simulation
 - 3 Processor design flow

Conventional FPGA Design Flow

FPGA Design Flow




Register-Transfer Level (RTL) Design

- Combinational Logic
 - Un-timed behavior (equation or truth table)
- Sequential Logic
 - Timed one (Finite state machine (FSM))
 - Register + Combinational logic
- RTL design
 - Design behavior using high-level state machine (to be explained)
 - Remaining: Convert to sequential circuit

Hardware Description Language (HDL)

- Represents hardware structure and behavior
 - Can be processed by computers (as a software)
- VHDL, Verilog-HDL, AHDL, myHDL, MODAL
- Used for simulation/synthesis


```
// the body of the 4-bit counter.  
always @(negedge clock or posedge clear)  
  if(clear)  
    qout <= 4'd0;  
  else  
    qout <= (qout + 1); // qout = (qout + 1) % 16;
```




HDL Design Flow with Simulation

Target FPGA Board

- Digilent Zybo Z7-10/Z7-20
- Resource: <https://reference.digilentinc.com/reference/programmable-logic/zybo-z7/start>
- Manual: https://reference.digilentinc.com/_media/reference/programmable-logic/zybo-z7/zybo-z7_rm.pdf



Call out	Description	Call out	Description	Call out	Description
1	Power Switch	12	High-speed Pmod ports *	23	Ethernet port
2	Power select Jumper	13	User buttons	24	External power supply connector
3	USB JTAG/UART port	14	User RGB LEDs *	25	Fan connector (5V, three-wire) *
4	MIO User LED	15	XADC Pmod port	26	Programming mode select jumper
5	MIO Pmod port	16	Audio codec ports	27	Power supply good LED
6	USB 2.0 Host/OTG port	17	Unique MAC address label	28	FPGA programming done LED
7	USB Host power enable jumper	18	External JTAG port	29	Processor reset button
8	Standard Pmod port	19	HDMI input port	30	FPGA clear configuration button
9	User switches	20	Pcam MIPI CSI-2 port	31	Zynq-7000
10	User LEDs	21	microSD connector (other side)	32	DDR3L Memory
11	MIO User buttons	22	HDMI output port	* denotes difference between Z7-10 and Z7-20	



Run Vivado (Not HLS!!)

```
# source /opt/Xilinx/Vivado/2017.4/settings64.sh
```

```
# vivado &
```

File -> New Project

In "Create a New Vivado Project" window, Click "Next"

In "Project Name" window, set followings:

Project name: hello_hw_1

Project location: C:/FPGA/lec2 (Windows)

/root/FPGA/lec2 (Unix)

Then, project will be created at: C:/FPGA/lec2/hello_hw_1

(/root/FPGA/lec2/hello_hw_1)

Next, Click "Next"

Settings (Cont'd)

In "Project Type", check "RTL Project", then "Next"

In "Add sources", just click "Next", and in "add constraints", click "Next"

In "Default Part", **carefully choose your FPGA!!**, then "Next"


Finally, in "New Project Summary", then click "Finish"

The screenshot shows the Digilent Part Selection tool interface. On the left, there are tabs for 'Parts' (selected) and 'Boards'. Below the tabs is a 'Filter' section with dropdown menus for 'Product category' (General Purpose), 'Speed grade' (-1), 'Family' (Zynq-7000), 'Temp grade' (All Remaining), 'Package' (clg400), and a 'Reset All Filters' button. To the right of the filter is a photograph of a ZYBO Z7 development board. A red arrow points from the 'Part' column of the table below to the Zynq chip on the board. To the right of the chip is a magnified view of the chip itself, with a red box highlighting it and the text '↑ Read Information'.


Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers
xc7z007sclg400-1	400	100	14400	28800	50	0	66	0
xc7z010clg400-1	400	100	17600	35200	60	0	80	0
xc7z014sclg400-1	400	125	40600	81200	107	0	170	0
xc7z020clg400-1	400	125	53200	106400	140	0	220	0


↑ Read Information

Vivado 2017.4 GUI



Vivado 2017.4 IDE







Logic Synthesis

- Synthesis of logic circuit (Mainly, sequential circuit) from RTL description
- Output: Netlist
- Netlist: Represents a set of logic elements such as primitive gates and flip-flops and their connections

```
always @(posedge clk) begin  
    if (sum > 0)  
        x <= a;  
    else  
        x <= b;  
end
```



(a) RTL description

(b) Gate level netlist

Create HDL Source File


In "Sources", right click "Design Sources", then click "Add Sources..."

In "Add Sources", confirm "Add or create design sources", then "Next"

In "Add or Create Design Sources", click "Create File"

In "Create Source File", enter "hello_hw_top" to "File name:", then "OK"

Back to "Add or Create Design Sources", then "Finish", "OK", and "Yes"



Write Your First HDL

The screenshot shows the Xilinx Vivado IDE interface. On the left, the Sources browser displays 'Design Sources (1)' containing 'hello_hw_top (hello_hw_top.v)'. Below it, the Source File Properties panel shows 'hello_hw_top.v' is enabled, located at 'C:/FPGA/lec2/hello_hw_1/hello_hw_1.srcs/sources_1/new', and its type is Verilog. On the right, the Project Summary editor shows the code for 'hello_hw_top.v'. A red arrow points from the 'Sources' browser to the 'hello_hw_top' entry in the code editor, with the text 'Double click "hello_hw_top"' overlaid. Another red arrow points from the 'Save' icon in the toolbar to the save button in the code editor, with the text 'Save your code' overlaid. A third red arrow points from the code editor down to the code itself, with the text 'Enter HDL code' overlaid.

Double click "hello_hw_top"

Save your code


Enter HDL code

```
// Project Information
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module hello_hw_top(
    input [3:0]btn,
    output [3:0]led
);
    assign led[0] = btn[0] & btn[1];
    assign led[1] = btn[0] | btn[1];
    assign led[2] = ~btn[0];
    assign led[3] = btn[1] & (btn[2] | btn[3]);
endmodule
```

First Hardware

hardware must be
specified by
these words

```
module hello_hw_top(  
    input [3:0]btn,  
    output [3:0]led  
,
```



Assignment of a combinational logic

```
assign led[0] = btn[0] & btn[1];  
assign led[1] = btn[0] | btn[1];  
assign led[2] = ~btn[0];  
assign led[3] = btn[1] & (btn[2] | btn[3]);  
endmodule
```

Specify Constraint

- Pins (Location), and its direction(Input/Output), scandalization (LVDS, LVCMOS33,...)
- **Download** Digilent "Zybo-Z7-Master.xdc" from GitHub

<https://github.com/Digilent/digilent-xdc/blob/master/Zybo-Z7-Master.xdc>

The screenshot shows a GitHub repository page for 'digilent-xdc'. The repository name is 'digilent-xdc' and the specific file shown is 'Zybo-Z7-Master.xdc'. The file was last updated by 'artvbb' on 13 Sep 2017 at commit 8f6665b. The code listing shows the following XDC file content:


```
1 ## This file is a general .xdc for the Zybo Z7 Rev. B
2 ## It is compatible with the Zybo Z7-20 and Zybo Z7-10
3 ## To use it in a project:
4 ## - uncomment the lines corresponding to used pins
5 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
6
7 ##Clock signal
8 #set_property -dict { PACKAGE_PIN K17 IOSTANDARD LVCMOS33 } [get_ports { sysclk }]; #IO_L12P_T1_MRCC_35 Sch=sysclk
9 #create_clock -add -name sys_clk_pin -period 8.00 -waveform {0 4} [get_ports { sysclk }];
10
11
```

Add Constraint File

Right click on "Constraints", and select "Add Sources..."

Make sure "Add or create constraints", then "Next"

In "Add or Create Constraints", click "Add Files", then load "Zybo-Z7-Master.xdc" from Digilent's GitHub repository, and "Finish"



Modify Constraint File


The screenshot shows the Vivado IDE interface. On the left, the Sources pane lists Design Sources (hello_hw_top.v), Constraints (constrs_1 (1) containing Zybo-Z7-Master.xdc), and Simulation Sources (sim_1 (1)). The Constraints pane highlights Zybo-Z7-Master.xdc with a red arrow and the text "Double click .xdc file". In the center, the code editor displays the content of Zybo-Z7-Master.xdc:

```
C:/Users/hiroki/Desktop/Zybo-Z7-Master.xdc
16 #set_property -dict { PACKAGE_PIN T16    IOSTANDARD LVCMOS33 } [get_ports { sw[3]
17
18
19 ##Buttons
20 set_property -dict { PACKAGE_PIN K18    IOSTANDARD LVCMOS33 } [get_ports { bt
21 set_property -dict { PACKAGE_PIN P16    IOSTANDARD LVCMOS33 } [get_ports { bt
22 set_property -dict { PACKAGE_PIN K19    IOSTANDARD LVCMOS33 } [get_ports { bt
23 set_property -dict { PACKAGE_PIN Y16    IOSTANDARD LVCMOS33 } [get_ports { bt
24
25 ##LEDs
26 set_property -dict { PACKAGE_PIN M14    IOSTANDARD LVCMOS33 } [get_ports { le
27 set_property -dict { PACKAGE_PIN M15    IOSTANDARD LVCMOS33 } [get_ports { le
28 set_property -dict { PACKAGE_PIN G14    IOSTANDARD LVCMOS33 } [get_ports { le
29 set_property -dict { PACKAGE_PIN D18    IOSTANDARD LVCMOS33 } [get_ports { le
30
31 }
```

A red circle highlights the save icon in the toolbar of the code editor. A red arrow points from the save icon to the text "Save your constraint". Another red arrow points from the bottom right of the code editor area to the text "Comment of \"btn\"s and \"led\"s".

Comment of "btn"s
and "led"s

Do Logic Synthesis



Schematic View

Add Sources
Language Templates
IP Catalog

IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design

SIMULATION
Run Simulation

RTL ANALYSIS
Open Elaborated Design

SYNTHESIS
Run Synthesis
Open Synthesized Design
Constraints Wizard
Edit Timing Constraints
Set Up Debug
Report Timing Summary
Report Clock Networks
Report Clock Interaction
Report Methodology
Report DRC
Report Noise
Report Utilization
Report Power
Schematic

Specify LUT Equation

Specify LUT Equation for 'led_OBUF[3]_inst_i_1'

Legal Operator Set:

- XOR: '@' or '^'
- AND: '*' or '&' or '!
- OR: '+' or 'l'
- NOT: '~' or 'l'

Examples:

- O = (I0 & I1) + (I1 ^ I2)
- O = I0 * ~I1 | I1 * I2
- O = 0
- O = 1

LUT equation: **O=I0 & I1 + I0 & I2**

OK Cancel Apply

Cell Pins

led_OBUF[3]_inst_i_1

I2	I1	I0	O=I0 & I1 + I0 & I2
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1


Edit LUT Equation...

Properties Power Nets Cell Pins **Truth Table**

Tcl Console Messages Log Reports Design Runs Utilization

Hierarchy

The schematic shows a digital logic circuit. It has four input pins labeled btn[3:0]. These pins are connected to four IBUF (Input Buffer) cells. The outputs of these IBUFs are connected to the inputs of four LUTs. The first three LUTs (LUT2, LUT1, LUT3) each have two outputs. These outputs are connected to the inputs of four OBUF (Output Buffer) cells. The outputs of these OBUFs are labeled led[3:0]. A red circle highlights the LUT3 cell.



RTL Simulation


- Confirm the designed circuit meets the required specifications (or not)
- Simulation model
 - Behavior of RTL description
 - Verify correctness of functions and operations
 - Synthesized netlist
 - Timing and delay of signal change based on the delay time of the assigned logic/memory element, analyze the state of signal transition with propagation delay
 - Allows analysis of power consumption
 - Post placement and routing netlist
 - Estimate wiring delay time and enable the most detailed timing /power analysis

Set Simulation Source

Make sure "Sources tab" is selected

Right click on "Simulation Sources", then select "Add Sources..."

In "Add Sources", confirm "Add or create simulation sources", then "Next"




Cont'd

In "Add or Create Simulation Sources", click "Create File"

In "Create Source File", enter "test_hello_hw_top" in "File name", then "OK", and "Finish"

In Define module, just "OK"



Write TestBench

The screenshot shows the Vivado IDE interface. On the left, the Sources tab is selected, displaying the project structure:

- Design Sources (1): hello_hw_top (hello_hw_top.v)
- Constraints (1): constrs_1 (1) - Zybo-Z7-Master.xdc
- Simulation Sources (2): sim_1 (2)
 - hello_hw_top (hello_hw_top.v)
 - test_hello_hw (test_hello_hw_top.v)

A red arrow points from the Sources tab to the testbench file (test_hello_hw_top.v) in the simulation sources section.

On the right, the Netlist tab is selected, showing the Verilog code for the testbench:

```
C:/FPGA/lec2/hello_hw_1/hello_hw_1.srcts/sim_1/new/test_hello_hw_top.v : Device : Zybo-Z7-Master.xdc : t  
Save your testbench  
1 module test_hello_hw;  
2 reg [3:0]test_in;  
3 wire [3:0]test_out;  
4  
5 hello_hw_top hello_hw_top_inst(  
6 .btn( test_in),  
7 .led( test_out)  
8 );  
9  
10 initial begin  
11 test_in = 4'b0000;  
12 #10 test_in = 4'b0001;  
13 #10 test_in = 4'b0010;  
14 #20 test_in = 4'b0011;  
15 end  
16 endmodule
```

A red circle highlights the save icon in the toolbar above the code editor. A red arrow points from the text "Double click testbench file" to the testbench file in the simulation sources list. A yellow bar at the bottom right contains the text "Write testbench".

Run Behavioral Simulation

The screenshot shows the Vivado IDE interface. On the left, the navigation pane is open with sections for SIMULATION, RTL ANALYSIS, and SYNTHESIS. Under SYNTHESIS, there is a 'Run Behavioral Simulation' option highlighted with a red arrow. The main workspace shows a waveform viewer with four waveforms. The first waveform, 'test_in[3:0]', has values [3, 0, 0, 1] at 0 ns. The second waveform, 'test_out[3:0]', has values [3, 0, 0, 1] at 0 ns. The third waveform shows a sequence of 4, 2, 6, 3. The fourth waveform shows a sequence of 0, 1, 2, 3. A blue double-headed arrow points from the bottom of the waveform viewer back to the 'Run Behavioral Simulation' option in the navigation pane.

Name	Value
test_in[3:0]	3 0 0 1
test_out[3:0]	3 0 0 1

45.400 ns

0 ns 20 ns 40 ns

0 1 2 3

4 2 6 3

0 1 2 3

0 1 2 3

```
assign led[0] = btn[0] & btn[1];
```

```
assign led[1] = btn[0] | btn[1];
```

```
assign led[2] = ~btn[0];
```

```
assign led[3] = btn[1] & (btn[2] | btn[3]);
```


Verify your description with simulation result

Simulation Level


```
always @ (posedge clk) begin  
    if (sum > 0)  
        x <= a;  
    else  
        x <= b;  
end
```

(a) RTL description

Logic synthesis




Behavioral Simulation:
Sim. Speed is faster,
but, low accurate




(b) Gate level netlist

Technology mapping




(c) LUT level netlist


Post-Synthesis:
Sim. Speed is middle,
but, relatively accurate



(a) LUT level netlist




(b) Place





(c) Route

Post-Implementation:
Sim. Speed is slower,
but, more accurate




Technology Mapping

- Assign the synthesized netlist to the logic elements of the FPGA
- Rewritable logic elements called LUT(Look-Up Table) are used



Place-and-Routing

- Assign LUT-based netlist to logical resources and routing resources on FPGA
- Generally, after allocate logical resources and then perform routing



Launch Place-and-Routing

The screenshot shows a CAD tool's navigation menu on the left and two open dialogs on the right.

Navigation Menu:

- SIMULATION
 - Run Simulation
- RTL ANALYSIS
 - Open Elaborated Design
- SYNTHESIS**
 - Run Synthesis
 - Open Synthesized Design
- IMPLEMENTATION**
 - Run Implementation** (circled in red)
 - Open Implemented Design
- PROGRAM AND DEBUG
 - Generate Bitstream

Launch Runs Dialog:

This dialog is used to launch synthesis or implementation runs. It includes fields for Launch directory (set to <Default Launch>) and Options (radio buttons for Launch runs on local host and Generate scripts only). A checkbox for "Don't show this dialog again" is also present.

Implementation Completed Dialog:


This dialog informs the user that the implementation was successfully completed. It contains a "Next" section with radio buttons for "Open Implemented Design", "Generate Bitstream", and "View Reports". A checkbox for "Don't show this dialog again" is also present. The "OK" button is circled in red, and a red arrow points from the "Run Implementation" menu item to this button.

Investigate FPGA Architecture




Programming

- The completed circuit is converted as bitstream (configuration data or program file) for programming the logical and wiring resources in the FPGA
- Send bitstream to the FPGA using the programmer
 - Direct writing by Joint Test Action Group (JTAG) to program nonvolatile memory (Flash, EEPROM)
 - Circuit configuration is erased due to power off or reset of FPGA
- After writing, the board can be started as a bootable unit





Setup Zybo-Z7 Board

- Make sure the FPGA board is not connect to your PC
- Set jumper pins as shown in Photograph
 - USB-power and JTAG mode
- Connect to the PC via mini-USB cable
- Turn on your FPGA board




Generate Bitstream (Configuration data)

- ▼ SYNTHESIS
 - ▶ Run Synthesis
 - > Open Synthesized Design
- ▼ IMPLEMENTATION
 - ▶ Run Implementation
 - > Open Implemented Design
- ▼ PROGRAM AND DEBUG
 - ▶ **Generate Bitstream**
 - > Open Hardware Manager




Programming


- Click "Open target", then "Auto Connect"
- Next, click "Program device", then "Program"




Welcome to HW world!



FPGA Configuration Methods




Processor Design Flow



Board File Definition File

- Constraint File & IP cores for specified board
- Zybo-Z7: <https://github.com/Digilent/vivado-boards/archive/master.zip>
- Unzip and store to C:/Xilinx/Vivado/2017.4/data/boards/board_files
 - (For Unix, it is located in "/opt/Xilinx/Vivado/2017.4/data/boards/board_files")



Hello World on Zybo-Z7

- Output of "Hello World" with UART of PS section and software on CPU
- Main part is PS section, but first we will make hardware at Vivado
- After that, we will write Hello World software on SDK


Create Project

Run Vivado 2017.4

File->New Project, then "Next"

Specify project name "hello_world_1" and its location is
"C:/FPGA/lec2_1" (For Unix, it is "/root/FPGA/lec2_1")

Select "RTL Project" with no sources and no



Select Zybo-Z7

In "Default Part", select "Boards" tab, and **select your Zybo! (Z7-10 or Z7-20)**


Then, "Next" and "Finish"

The screenshot shows the 'Default Part' configuration window in the Xilinx Project Manager. The 'Boards' tab is selected. A message at the top says, 'Choose a default Xilinx part or board for your project. This can be changed later.' Below the message is a green stylized logo. The 'Select' dropdown is set to 'Parts', and the 'Boards' tab is highlighted. Under the 'Filter/ Preview' section, there are three dropdown menus: 'Vendor' (set to 'All'), 'Display Name' (set to 'All'), and 'Board Rev' (set to 'Latest'). A 'Reset All Filters' button is also present. A search bar with a magnifying glass icon is located below the filters. The main area displays a table of boards:

Display Name	Vendor	Board Rev	Part	I/O Pin Co
Zybo Z7-10	diligentinc.com	B.2	xc7z010clg400-1	400
Zybo Z7-20	diligentinc.com	B.2	xc7z020clg400-1	400
Avnet UltraZed-3EG IO Carrier Card	em.avnet.com	1.0	xczu3eg-sfva625-1-i	625
Avnet UltraZed-3EG PCIe Carrier Card	em.avnet.com	1.0	xczu3eo-sfva625-1-i	625

Modern FPGA

- Processor System (PS) + Programmable Logic (PL)
- Hard macro IPs with dedicated IP (on PL) → Short-time design




Source: Xilinx.com

IP Design


- The scale of the digital system increases day by day, the design-time is prolonged and the development cost is also increased
- Modules such as interface, control of peripheral devices, communication, encryption, compression, signal and image processing are common in many cases
 - Possible to reduce development time and cost problems by reusing them
- Commonable and reusable hardware library
→ IP (Intellectual Property)

Launch IP Designer




Select Zynq PS

- Click "+" button and select "ZYNQ7", then ZYNQ IP core is placed to BLOCK DESIGN Editor
- Click "Run Block Automation", and make sure "Apply Board Preset" is checked, then "OK"




View Re-customize IP

Right click on "ZYNQ" block and select "Customize Block ...", then we can modify the settings (However, these have already been specified by BDF)



Valid Design

- Right click on empty space, and select "Validate Design"
- This tutorial meets critical error



Re-use PL Fabric Clocks

- PS generates 50MHz clock signal to control PL

The screenshot shows the Xilinx Vivado IP Integrator interface for a ZYNQ7 Processing System (5.5). The main window displays the "Clock Configuration" tab under the "Basic Clocking" section. The input frequency is set to 33.333333 MHz, and the CPU clock ratio is 6:2:1. The "PL Fabric Clocks" table lists four entries:


Component	Clock Source	Requested Frequency	Actual Frequency	Range(MHz)
FCLK_CLK0	IO PLL	50	50.000000	0.100000 : 250.000000
FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000
FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000
FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000

To the right, a block diagram of the ZYNQ7 Processing System is shown. It features a central ZYNQ chip with various peripheral components connected to its pins. The "DDR" pin is connected to a "DDR" component, and the "FIXED_IO" pin is connected to a "FIXED_IO" component.

Connect Clock Sources

Drag "FCLK_CLK0" and drop to "M_AXI_GP0_ACLK", then it automatically connect them


Validate design again, then there are no errors



Generate HDL Files


To re-use HDL design flow, do following steps:

1. Right-click on "design_1", and select "Generate Output Products...", then "Generate"
2. Again, Right-click on "design_1", and select "Create HDL Wrapper...", then "OK"




Synthesis Hardware and Export

- Click "Generate Bitstream", then "Yes" and "OK"
- Wait few minutes...
 - FPGA design tool do logic synthesis, place-and-routing, and generating bitstream
- After finish bitstream generation, then "Cancel"
- In "Menu", select "File" and "Export", then "Export Hardware"
- **Check "Include bitstream", then "OK"**



We are Here...

- Hardware (Processor) has already generated, however, there are no software on the RAM
 - HDF: Hardware definition file (Bitstream + Memory I/O map)
- Write software and compile it, then execute




Launch SDK

In Vivado, "Menu" -> "File" -> "Launch SDK" -> "OK"


Note: If you meet Visual C++ Runtime trouble, see
<https://forums.xilinx.com/t5/Installation-and-Licensing/Vivado-Xilinx-SDK-Error-Incorrect-Visual-C-Version/td-p/442628>

-> Rename C:/Xilinx/SDK/2017.4/tips/win64/vcredist_x64.exe

(and xvcredist.ext both)



SDK Launched with designed HW



Make Project

In "Menu", "New" ->

"Application Project"

Set project name "HelloWorld"

OS: Standalone (default)

Hardware: (default)


Processor: ps7_cortexa9_0

Language: C

Board Support Package (BSP):

HelloWorld_bsp

(It is a library collection for your HW)



Check Source Code

"helloworld.c" has already been registered to a project

The screenshot shows the Xilinx SDK IDE interface. The title bar reads "SDK hello_world_1.sdk - C/C++ - HelloWorld/src/helloworld.c - Xilinx SDK". The menu bar includes File, Edit, Navigate, Search, Project, Run, Xilinx, Window, and Help. The toolbar contains various icons for file operations and project management. The left pane is the "Project Explorer" showing the project structure:

- design_1_wrapper_hw_platform_0
 - design_1_wrapper.bit
 - ps7_init_gpl.c
 - ps7_init_gpl.h
 - ps7_init.c
 - ps7_init.h
 - ps7_init.html
 - ps7_init.tcl
 - system.hdf
- HelloWorld
 - Binaries
 - Includes
 - Debug
 - src
 - helloworld.c (highlighted with a red circle)
 - platform_config.in
 - platform.c
 - platform.h
 - lscript.ld
 - Xilinx.spec
- HelloWorld_bsp

The right pane displays the content of the "helloworld.c" file:

```
* helloworld.c: simple test application
*
* This application configures UART 16550 to baud rate 9600.
* PS7 UART (Zynq) is not initialized by this application, since
* bootrom/bsp configures it to baud rate 115200
*
* -----
* | UART TYPE      BAUD RATE
* -----
* uartns550      9600
* uartlite        Configurable only in HW design
* ps7_uart        115200 (configured by bootrom/bsp)
*/
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"

int main()
{
    init_platform();

    print("Hello World\n\r");

    cleanup_platform();
    return 0;
}
```


Environment Setup

Connect the Zybo to the PC, then turn-on power switch

In "Menu", "Xilinx" -> "Program FPGA", then "Program"

- Hardware is configured until you turn-off power

In SDK log, if "FPGA configured successfully..." is showed, then go to the next slide, otherwise, turn-off and turn-on power, then try to "Program" again




Environment Setup & Run

Connect the Zybo to the PC

Run Terminal software (e.g. Tera Term for Windows, gtkterm for Unix)


Connect "USB Serial Port" with 115200 bps

Select "HelloWorld" project in the Project Explorer, then, in "Menu", "Run As" -> "Launch on Hardware (System Debugger)"



Welcome to SW World!

```
* This application configures UART 16550 to baud rate 9600.  
* PS7 UART (Zynq) is not initialized by this application, since  
* bootrom/bsp configures it to baud rate 115200  
*  
* -----  
* | UART TYPE     BAUD RATE  
* -----  
* | uartns550    9600  
* | uartlite     Configurable only in HW design  
* | ps7_uart     115200 (configured by bootrom/bsp)  
*/  
  
#include <stdio.h>  
#include "platform.h"  
#include "xil_printf.h"  
  
int main()  
{  
    init_platform();  
  
    print("Hello World\n\r");  
  
    cleanup_platform();  
    return 0;  
}
```



st
pl
xi
m

Exercise

1. (Mandatory) Execute the HDL design with following this tutorial, and "hello world" software tutorial. Then, send the source code and screen shot of your execution situation by a PDF.
2. If you meet any troubles, don't hesitate to contact me.

nakahara@ict.e.titech.ac.jp

Deadline is 3rd, July, 2018 (At the beginning of the next lecture)