Fiscal Year 2018



Course number: CSC.T433 School of Computing, Graduate major in Computer Science

Advanced Computer Architecture

5. Instruction Level Parallelism: Concepts and Challenges

www.arch.cs.titech.ac.jp/lecture/ACA/ Room No.W936 Mon 13:20-14:50, Thr 13:20-14:50

Kenji Kise, Department of Computer Science kise _at_ c.titech.ac.jp

Pipeline registers

- add \$0, \$0, \$0 # NOP, \$0 <= 0 + 0
- add \$1, \$1, \$1 # \$1 <= 22 + 22
- add \$2, \$2, \$2 # \$2 <= 33 + 33
- add \$0, \$0, \$0 # NOP
- add \$0, \$0, \$0 # NOP
- add \$0, \$0, \$0 # NOP assuming initial values of r[1]=22 and r[2]=33



Four stage pipelined processor supporting ADD, which uses wrong RD and does not adopt data forwarding (proc05.v)



Waveform of Proc05

• Please confirm that the values in regfile are wrong

Signals	Wa	Waves											
Time			100	ns 200	ns 36	00 ns 40	0 ns 50	0 ns 60	9 ns 700	ns 800	ns 900	ns	
CLH	< 🛛												
RST_)							-						
PC[31:0]	00	000000			00000004	<u>00000008</u>	<u>0000000000000000000000000000000000000</u>	00000010	00000014	00000018	<u>0000001C </u>	<u> 000 (</u>	
If_IR[31:0]	XX	+ 00000020			<u>)</u> 00210820	<u>)</u> 00421020	<u>%00631820</u>	<u>)</u> 00842020	XXXXXXXX	v			
IfId_IR[31:0]	.00	000000			<u> 100000020</u>	00210820	<u>X00421020</u>	00631820	00842020	xxxxxxxx			
Id_RS[4:0]	××	00)01	<u></u>	<u>)(03</u>	<u>)</u> 04	XX			
Id_RT[4:0]	××	00)01	<u>)(02</u>	<u>)(03</u>)04	xx			
Id_RD[4:0]	XX	00				<u>)(01</u>		<u>)(03</u>	<u>)</u> 04	XX			
Id_RRS[31:0]		X U				<u>);22</u>	<u></u>	<u></u>	<u>)55</u>	XXX			
Id_RR1[31:0]		X U				<u>),22</u>	<u>33</u>	<u>)</u> (44	<u>,55</u>	XXX	Variation		
IdEX_RRS[31:0]							<u>,22</u>	<u>),33</u>)(44	<u>,,55</u>			
IdEX_RR1[31:0]		× 10					<u>722</u>	/33	/44	<u>/55</u>	XXX		
EX_RSL1[31:0]		X U						<u>/66</u>	/88 Vec	<u>,110</u>	XXX	Variation	
EXWD_RSL1[31:0]								<u>,44</u>	<u>,66</u>	<u> /88</u>	<u>,110</u>	, X X X	
Ape 00v0	¢0	¢0	¢0	TE	ТП	FY	ЫB						
	φ 0 ,	φ0,	φU	±1	10	LA							
0x04 add	\$1,	\$1,	\$1		IF	ID	EX	WB					
0x08 add	\$2,	\$2,	\$2			IF	ID	EX	WB				
0x0C add	\$3,	\$3,	\$3				IF	ID	EX	WB			
0x10 add	\$4 ,	\$4,	\$4					IF	ID	EX	WB		

r[1]=22, r[2]=33, r[3]=44, and r[4]=55

Waveform of Proc05 towards Proc06



Four stage pipelined processor supporting ADD, which does not adopt data forwarding (proc06.v, Homework 4)



Single-cycle and pipelined processors



Scalar and Superscalar processors

- Scalar processor can execute at most one single instruction per clock cycle using one ALU.
 - IPC (Executed Instructions Per Cycle) is less than 1.
- Superscalar processor can execute more than one instruction per clock cycle by executing multiple instructions using multiple pipelines.
 - IPC (Executed Instructions Per Cycle) can be more than 1.
 - using n pipelines is called n-way superscalar



(b) pipeline diagram of 2-way superscalar processor

Exercise: datapath of 2-way superscalar processor



- Design a four stage pipelined 2-way superscalar processor supporting MIPS add instructions in Verilog HDL. Please download proc06.v from the support page and refer it.
- 2. Verify the behavior of designed processor using following assembly code

assuming initial values of r[1]=22, r[2]=33, r[3]=44, and r[4]=55

- add \$0, \$0, \$0 #
- add \$0, \$0, \$0 #
- add \$1, \$1, \$1 #
- add \$2, \$2, \$2 #
- add \$3, \$3, \$3 #
- add \$4, \$4, \$4 #
- 3. Submit a report printed on A4 paper at the beginning of the next lecture.
 - The report should include a block diagram, a source code in Verilog HDL, and obtained waveforms of your design.

Exploiting Instruction Level parallelism (ILP)

- A superscalar processor has to handle some flows efficiently to exploit ILP
 - Control flow
 - To execute n instructions per clock cycle, the processor has to fetch at least n instructions per cycle.
 - The main obstacles are branch instruction (BNE, BEQ)
 - Another obstacle is instruction cache
 - Register data flow
 - Memory data flow

Why do branch instructions degrade IPC?

- The branch taken / untaken is determined in execution stage of the branch.
- The conservative approach of stalling instruction fetch until the branch direction is determined.



2-way superscalar processor executing instruction sequence with a branch

Note that because of a branch instruction, only one instruction is executed in cc4 and no instructions are executed in CC6 and CC7. This reduces the IPS.

Deeper pipeline

• In conservative approach, IPC degradation will be significant by deeper pipeline



2-way superscalar adopting deeper pipeline executing instruction sequence with a branch

Branch predictor

- A branch predictor is a digital circuit that tries to guess or predict which way (taken or untaken) a branch will go before this is known definitively.
 - A random predictor will achieve about a 50% hit rate because the prediction output is 1 or 0.
 - Let's guess the accuracy. What is the accuracy of typical branch predictors for high-performance commercial processors?

Prediction Accuracy of weather forecasts



Sample program: vector add



Simple branch predictor: Branch Always

- How to predict
 - It always predicts as 1.
- How to update
 - Nothing cause it does not use any memory.

Simple branch predictor: 2bit counter

- It uses two bit register or a counter.
- Hot to predict
 - It predicts as 1 if the MSB of the register is one, otherwise predicts as 0.
- How to update the register
 - If the branch outcome is taken and the value is not 3, then increment the register.
 - If the branch outcome is untaken and the value is not 0, then decrement the register.



Simple branch predictor: bimodal

- Program has many branch insts. The behavior depends on each branch.
- Use one counter for one branch instruction
- How to predict
 - Select one counter using PC, then it predicts 1 if the MSB of the register is one, otherwise predicts 0.
- How to update
 - Select one counter using PC, then update the counter same manner as 2bit counter.



Prediction accuracy of simple branch predictors

- The accuracy of branch always is about 50%.
- The accuracy of bimodal predictor of 4KB memory is about 88%.

