## Communications and Computer Engineering II (ICT.A413) (情報通信工学統合論 II)

**Day/Period(Room No.):** 3Q Mon 1-2 (S221), Thu 1-2 (S221)

2016.9.26

Course	schedul	le	2016	
COULSE	SCHEUU.	ıc	<b>2</b> 010	٠.

Day/Lecturer	Title/Abstract
1: Sep.26(Mon)	Analog Integrated Circuits 1: Fundamentals
Takagi Shigetaka	Properties of basic elements for analog integrated circuits and its synthesis are
o C oo/FDI \	introduced.
2: Sep.29(Thu)	Analog Integrated Circuits 2: Synthesis
Takagi Shigetaka	Active inductor designs based on a simple circuit given in the first lecture from the viewpoints of power consumption and area efficiency are introduced.
3: Oct.3(Mon)	Digital Integrated Circuits 1: Fundamentals
Takahashi Atsushi	The basic components of digital integrated circuits and its behavior are introduced.
4: Oct.6(Thu)	Digital Integrated Circuits 2: Synthesis
Takahashi Atsushi	The basic of discrete structure and algorithm as well as advances of VLSI and its
	design methodologies are introduced.
5: Oct.13(Thu)	Logic Functions and FPGA 1: Fundamentals
Nakahara Hiroki	Complexity and functional decomposition of logic functions, and its application
	for the memory based circuit on the Field Programmable Gate Array (FPGA) are
6: Oct.17(Mon)	introduced. Logic Functions and FPGA 2: Synthesis
Nakahara Hiroki	Design method for FPGA including a high-level synthesis design are introduced.
7: Oct.20(Thu)	Microprocessor 1: Instruction-Set Architecture
Isshiki Tsuyoshi	Instruction-set architecture including assembly language and binary machine code
- ( )	and the basic functional behavior of microprocessor is explained.
8: Oct.24(Mon)	Microprocessor 2 : Processor Micro-architecture
Isshiki Tsuyoshi	Basic processor micro-architecture including register-file, memories, caches, in-
9: Oct.27(Thu)	struction decoder and ALU are explained.  Compiler 1: Fundamentals
Sugino Nobuhiko	Procedures of a compiler (Front-End, Intermediate Codes, and Back-End) are
Sugmo Hobumko	introduced.
10: Oct.31(Mon)	Compiler 2: Code Optimization Techniques
Sugino Nobuhiko	Various code optimization techniques and programming techniques for higher per-
	formance are given. And, then, code optimization techniques for embedded pro-
11: Nov.3(Thu)	cessors are discussed. Computer System 1: Deep Neural Network
Nakahara Hiroki	Trend for the deep neural network (DNN) and applications using DNN are intro-
	duced.
12: Nov.7(Mon)	Embedded Systems 1: Fundamentals and RTOS
Hara Yuko	Overview of embedded systems and fundamental technologies of embedded soft-
13: Nov.10(Thu)	ware, especially about real-time operating systems (RTOS) are introduced.
Hara Yuko	Embedded Systems 2: Embedded Hardware Synthesis High-level design methodologies of embedded hardware, such as high-level synthe-
IIaia Tuko	sis, are introduced.
14: Nov.14(Mon)	Digital Integrated Circuit Design using HDL
Nakamoto Takamichi	Design of digital integrated circuit using hardware description language (HDL) are
	explained.
15: Nov.17(Thu)	Computer System 2: Sensing System
Nakamoto Takamichi	Principle of a sensor based on its frequency change and its measurement circuit
	using FPGA are explained.

## Reference books, course materials, etc.:

Handouts will be distributed at the beginning of class when necessary

## Assessment criteria and methods:

Learning achievement is evaluated by the quality of the written reports, exercise problems, and etc.

Related courses: ICT.A402 : Communications and Computer Engineering I

## Contact information (e-mail): atsushi@eda.ce.titech.ac.jp

Contact each lecturer directly for each class and report.

Office hours: Contact by e-mail in advance to schedule an appointment