VLSI System Design Part VI : Advanced Topics Oct.2006 - Feb.2007

Lecturer : Tsuyoshi Isshiki


Dept. Communication and Integrated Systems,

Tokyo Institute of Technology

isshiki@vlsi.ss.titech.ac.jp

http://www.vlsi.ss.titech.ac.jp/~isshiki/VLSISystemDesign/top.html

Today's VLSI : System-on-Chip (SoC)




- peripheral bus (IEEE1394, USB, RS232C, PCI, SCSI, AGP, ISA, ATA, ...)
- storage (SRAM, DRAM, FLASH-ROM, disk drive)
- network (Modem, Ethernet, wireless)

"Design Crisis"

- ➤ While semiconductor process technology is advancing very rapidly, design productivity is not catching up → productivity gap is widening (design crisis)
- Possible solutions to increase design productivity
 - High-level synthesi \rightarrow describe at algorithm-level
 - limited to VLIW-type architecture which can execute single control-flow (instruction-level parallelism)
 - Design reuse \rightarrow IP-based designs
 - a limited number of successful IPs (CPU-cores, bus systems)
 - Unified language from system specification to RTL description → consistent description environment → detect design errors at early design phase

CPU-Core Embedded System (1)

- A) Advantages of embedding CPU-cores in VLSI
 - Many high-performance low-power CPU cores available as IPs (good compilers and debuggers are also available for those CPUs)
 - Implementing large portion of the system in software programs makes the system more flexible to design changes (upgrades, dug-fix)



CPU-Core Embedded System (2)

- B) Design paradigm : *Hardware/Software Codesign*
 - Design the hardware and software concurrently
 - Hardware : CPU-cores, peripheral devices, custom hardware (for time-critical processes)
 - Software : program for the CPU-core (for non-time-critical processes)
 - Find any inconsistencies in the system specifications at the early design phase, and make any necessary changes to the design.
 - Language issues
 - Synthesis issues (HW/SW partitioning, Application-Specific Instruction Processor (ASIP) synthesis)
 - Simulation environment (HW/SW cosimulation)

Language Issues

- In order to construct a systematic design environment for SoC, development of a powerful design description language is essential.
 - Capture both hardware and software designs
 - Easy to write, easy to read
 - Support different levels of abstraction (system specification → algorithm description → RTL)
- Many C-based description languages have been proposed.

C-Based Design Languages (1)

- A) Why C-language ?
 - Very popular
 - Variety of good compilers and debuggers
 - A lot of designs are first written in C (design reuse)
 - Easy to debug (less # of codes, sequential execution is easier to understand than concurrent execution in HDLs)
 - Fast simulation
 - Easy to describe both hardware and software

C-Based Design Languages (2)


- B) What does C-language lack?
 - Hardware behavior description :
 - Concurrency, pipelining
 - Synchronization
 - Detail timing
 - Hardware structure description:
 - Modules, module instantiation, interconnection
 - Hierachical structure
 - Bit-size precise data types
 - These features are built in either as language extensions or class libraries in the new Cbased languages.

C-Based Design Languages (3)


C) Examples

- Consortium organized (many companies involved in the development of design environment)
 - SystemC
 - SpecC
- Dependent to specific design environment :
 - BDL(NEC), Bach-C(Sharp), Handel-C(Celoxica)
 - HardwareC(Stanford) : can describe and synthesis multiple control-flow designs
- HDL extension :
 - SystemVerilog

SystemC Example (1)




SystemC Example (2)



the program and executed concurrently.


SystemC Example (3)



SystemC Design Flow

- Untimed Functional Model (UTF)
 - Collection of concurrent processes communicating through buffered channels
- Timed Functional Model (TF)
 - Timing information (computation latency) added to UTF to estimate timing behavior
- Bus-Cycle Accurate Model (BCA)
 - Communications modeled in RTL
 - Internal computations still use TF
- Cycle Accurate Model (CA)
 - Functionally equivalent to RTL

SystemC Design Flow



C-Based Design Languages (4)

- D) Current and future directions
 - Main focus of C-based languages is how to model concurrent hardware behavior on sequential language (such as C).
 - SystemC uses multithreaded execution for each process.
 - Final goal is to develop a unified language which can be used at all levels of abstraction
 - System specification
 - Algorithm description
 - RTL structural description

High-Level Synthesis and C-Based Design Methodology

- For many C-based design methodologies, RTL description is still written by hand
 - RTL description is written in C-based language, and is "translated" (not "synthesized") into HDL description for logic synthesis
 - Not many designers are still convinced that high-level synthesis is mature enough to use.
- Some C-based design methodologies, however, utilizes high-level synthesis aggressively (BDL, Bach-C)
 - Each independent process is synthesized into customized VLIW processor
 - Partitioning the design into multiple processes (each implemented with VLIW processors), and implementing interconnections of processes is still mainly done by hand.
 - Already applied to a number of real LSIs.