

計算機アーキテクチャ 第一 (E)

2. 命令形式, アドレス指定形式

吉瀬 謙二 計算工学専攻
kise_at_cs.titech.ac.jp

1




Acknowledgement

- **Lecture slides** for Computer Organization and Design, Third Edition, courtesy of **Professor Mary Jane Irwin**, Penn State University
- **Lecture slides** for Computer Organization and Design, third edition, Chapters 1-9, courtesy of **Professor Tod Amon**, Southern Utah University.

2


参考書

- **コンピュータの構成と設計 第3版**、パターン & ヘネシー (成田光彰 訳)、日経BP社、2006
- コンピュータアーキテクチャ 定量的アプローチ 第4版 翔泳社、2008
- コンピュータアーキテクチャ、村岡 洋一 著、近代科学社、1989
- 計算機システム工学、富田 真治、村上 和彰 著、昭晃堂、1988
- コンピュータハードウェア、富田 真治、中島 浩 著、昭晃堂、1995
- 計算機アーキテクチャ、橋本 昭洋 著、昭晃堂、1995




3

参考書(アセンブラに興味があれば)



MIPSのアセンブラがよくわかります。面白いです。



MIPSとLinuxの関係がわかります。お勧め。

4

計算機アーキテクチャ 第一 (E)

2. 命令形式, アドレス指定形式


吉瀬 謙二 計算工学専攻

kise_at_cs.titech.ac.jp


W641講義室 木曜日13:20 - 14:50

6

コンピュータ(ハードウェア)の古典的な要素



コンピュータ




プロセッサは記憶装置から命令とデータを取り出す。入力装置はデータを記憶装置に書き込む。出力装置は記憶装置からデータを読み出す。制御装置は、データパス、記憶装置、入力装置、そして出力装置の動作を指定する信号を送る。

出典: パターソン & ヘネシー、コンピュータの構成と設計


7

コンピュータ(ハードウェア)の古典的な要素



8

Instruction Set Architecture (ISA) Type Sales



PowerPoint "comic" bar chart with approximate values (see text for correct values)

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005


9

MIPS I (MIPS R3000) Instruction Set Architecture (ISA)

■ Instruction Categories

- Computational
- Load / Store
- Jump and Branch
- Floating Point
 - coprocessor
- Memory Management
- Special

Registers



3 Instruction Formats: all 32 bits wide

OP	rs	rt	rd	sa	funct	R format
OP	rs	rt	immediate			I format
OP	jump target					J format

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

10

Aside: MIPS Register Convention

Name	Register Number	Usage	Preserve on call?
\$zero	0	constant 0 (<i>hardware</i>)	n.a.
\$at	1	<i>reserved</i> for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	<i>yes</i>
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	<i>yes</i>
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	<i>yes</i>
\$sp	29	stack pointer	<i>yes</i>
\$fp	30	frame pointer	<i>yes</i>
\$ra	31	return addr (<i>hardware</i>)	<i>yes</i>

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

11



MIPS Arithmetic Instructions

- MIPS assembly language **arithmetic statement**

add \$t0, \$s1, \$s2

sub \$t0, \$s1, \$s2

- Each arithmetic instruction performs only **one** operation
- Each arithmetic instruction fits in 32 bits and specifies exactly **three operands**
 $\text{destination} \leftarrow \text{source1} \text{ op source2}$
- Those operands are contained in the datapath's **register file** (\$t0, \$s1, \$s2) – indicated by \$
- Operand order is fixed (*destination first*)

12

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005



MIPS Arithmetic Instructions

- MIPS assembly language **arithmetic statement**

add \$t0, \$s1, \$s2

sub \$t0, \$s1, \$s2


- Each arithmetic instruction performs only **one** operation
- Each arithmetic instruction fits in 32 bits and specifies exactly **three operands**
 $\text{destination} \leftarrow \text{source1} \text{ op source2}$
- Operand order is fixed (destination first)
- Those operands are contained in the **register file** (\$t0, \$s1, \$s2) – **indicated by \$**

13

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

Machine Language - Add Instruction

- Instructions, like registers and words of data, are **32 bits long**
- Arithmetic Instruction Format (R format):



op	6-bits	<i>opcode</i> that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode

14

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

MIPS Immediate Instructions

- Small constants are used often in typical code
- Possible approaches?
 - put "typical constants" in memory and load them
 - create hard-wired registers (like \$zero) for constants like 1
 - have special instructions that contain constants !

```
addi $sp, $sp, 4    # $sp = $sp + 4
slti $t0, $s2, 15   # $t0 = 1 if $s2 < 15
```

- Machine format (I format):



- The constant is kept **inside** the instruction itself!
 - Immediate format **limits** values to the range $+2^{15}-1$ to -2^{15}

15

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005



演習

- $f = (g + h) - (i + j)$

f, g, h, i, j をそれぞれレジスタ \$s0, \$s1, \$s2, \$s3, \$s4 に割り付けるとする.

上のステートメントをコンパイルした結果のMIPSアプリケーション・コードはどうなるか.

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

16



MIPS Memory Access Instructions


- MIPS has two basic **data transfer** instructions for accessing memory
 - `lw $t0, 4($s3) # load word from memory`
 - `sw $t0, 8($s3) # store word to memory`
- The data is loaded into (lw) or stored from (sw) a register in the register file
- The memory address – a 32 bit address – is formed by adding the contents of the **base address register** to the **offset** value
 - A 16-bit field is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

18

Machine Language - Load Instruction

- Load / Store Instruction Format (I format):



19




演習

- $g = h + A[8]$
 100語から成る配列Aがあるとする。また、コンパイラは変数g, h にレジスタ \$s1, \$s2 を割り付ける。さらに配列の開始アドレスは \$s3 に納められているとする。
 上のステートメントをコンパイルせよ。

20

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005



演習

- $A[12] = h + A[8]$

100語から成る配列Aがあるとする。また、コンパイラは変数g, h にレジスタ \$s1, \$s2 を割り付ける。さらに配列の開始アドレスは \$s3 に納められているとする。
上のステートメントをコンパイルせよ。

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

22



MIPS Control Flow Instructions

- MIPS **conditional branch** instructions:

```
bne $s0, $s1, Lbl #go to Lbl if $s0≠$s1  
beq $s0, $s1, Lbl #go to Lbl if $s0=$s1
```

```
■ Ex:      if (i==j) h = i + j;  
           bne $s0, $s1, Lbl1  
           add $s3, $s0, $s1  
Lbl1:     ...
```

- Instruction Format (I format):

op	rs	rt	16 bit offset
----	----	----	---------------


- How is the branch destination address specified?

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

24

Specifying Branch Destinations

- Use a register (like in `lw` and `sw`) added to the 16-bit offset
 - which register? Instruction Address Register (the `PC`)
 - its use is automatically implied by instruction
 - `PC` gets updated (`PC+4`) during the `fetch` cycle so that it holds the address of the next instruction
 - limits the branch distance to -2^{15} to $+2^{15}-1$ instructions from the (instruction after the) branch instruction, but most branches are local anyway



Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005


25

More Branch Instructions

- We have `beq`, `bne`, but what about other kinds of branches (e.g., branch-if-less-than)? For this, we need yet another instruction, `slt`
- Set on less than instruction:


```

slt $t0, $s0, $s1    # if $s0 < $s1    then
                     # $t0 = 1          else
                     # $t0 = 0
      
```
- Instruction format (`R` format):



Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

26

More Branch Instructions, Con't

- Can use `slt`, `beq`, `bne`, and the fixed value of 0 in register `$zero` to **create** other conditions
 - less than `blt $s1, $s2, Label`

```
slt $at, $s1, $s2    # $at set to 1 if
bne $at, $zero, Label # $s1 < $s2
```
 - less than or equal to `ble $s1, $s2, Label`
 - greater than `bgt $s1, $s2, Label`
 - great than or equal to `bge $s1, $s2, Label`
- Such branches are included in the instruction set as pseudo instructions - recognized (and expanded) by the assembler
 - Its why the assembler needs a reserved register (`$at`)


27

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

Other Control Flow Instructions


- MIPS also has an **unconditional branch** instruction or **jump** instruction:


```
j label    #go to label
```
- Instruction Format (J Format):



28

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005



演習 (参考書 64ページ)

- f, g, h, i, j は変数である. それぞれを $\$s0$ から $\$s4$ に割り付ける. このコードをコンパイルした結果を示せ.

$\text{if } (i == j) \ f = g + h; \text{ else } f = g - h;$

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

29



演習

- ループを利用して1から100までの合計値を求めるアセンブラを示せ.

氏名, 学籍番号,
学籍番号マーク欄(右詰で)

年 月 日 Arch I

氏名, 学籍番号, 学籍番号マーク欄(右詰で)

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005

31



MIPS ISA So Far

Category	Instr	Op Code	Example	Meaning
Arithmetic (R & I format)	add	0 and 32	add \$s1, \$s2, \$s3	\$s1 = \$s2 + \$s3
	subtract	0 and 34	sub \$s1, \$s2, \$s3	\$s1 = \$s2 - \$s3
	add immediate	8	addi \$s1, \$s2, 6	\$s1 = \$s2 + 6
	or immediate	13	ori \$s1, \$s2, 6	\$s1 = \$s2 v 6
Data Transfer (I format)	load word	35	lw \$s1, 24(\$s2)	\$s1 = Memory(\$s2+24)
	store word	43	sw \$s1, 24(\$s2)	Memory(\$s2+24) = \$s1
	load byte	32	lb \$s1, 25(\$s2)	\$s1 = Memory(\$s2+25)
	store byte	40	sb \$s1, 25(\$s2)	Memory(\$s2+25) = \$s1
	load upper imm	15	lui \$s1, 6	\$s1 = 6 * 2 ¹⁶
Cond. Branch (I & R format)	br on equal	4	beq \$s1, \$s2, L	if (\$s1 == \$s2) go to L
	br on not equal	5	bne \$s1, \$s2, L	if (\$s1 != \$s2) go to L
	set on less than	0 and 42	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1=1 else \$s1=0
	set on less than immediate	10	slli \$s1, \$s2, 6	if (\$s2 < 6) \$s1=1 else \$s1=0
Uncond. Jump (J & R format)	jump	2	j 2500	go to 10000
	jump register	0 and 8	jr \$t1	go to \$t1
	jump and link	3	jal 2500	go to 10000; \$ra=PC+4

32

Adapted from *Computer Organization and Design*, Patterson & Hennessy, © 2005