

RF Devices and RF Circuit Design for Digital Communication

Agenda

- Fundamentals of RF Circuits
- Transmission Line
- Reflection Coefficient & Smith Chart
- Impedance Matching
- S-matrix Representation
- Amplifiers & Unilateral Gain
- RF Devices
- Digital RF

2013/07/05

Wireless Communication Engineering I

1

- Fundamentals of RF Circuits
 - **Lumped-element** circuits: $\lambda \gg L$, L is a typical length of device.
e.g. $\lambda = 30$ cm for $f = 1$ GHz
 - **Distributed-element** circuits: $\lambda \sim L$
Lead Line becomes a coil and/or capacitance.

Historically **Rayleigh** analyzed an undersea cable based on distributed circuit concept.

→ **Image Impedance and Propagation Constant**

2013/07/05

Wireless Communication Engineering I

2

– Basic distributed element: **Transmission Line**

F-matrix of Transmission Line

$$F = \begin{bmatrix} \cos \theta & jZ_0 \sin \theta \\ j \sin \theta / Z_0 & \cos \theta \end{bmatrix}$$

Z_0 : Characteristic impedance of Transmission Line

θ : Phase delay $(= \beta \ell = \omega \sqrt{\epsilon \mu} \ell = \omega \ell / v)$

ℓ : length

v : velocity

2013/07/05

Wireless Communication Engineering I

3

Transmission Line




Inductance, Capacitance,
Filter, Impedance Transformer

2013/07/05

Wireless Communication Engineering I

4



Short-end


Open-end

2013/07/05

Wireless Communication Engineering I

5

Impedance Inverter : $Z_L \Rightarrow Z_{in}$




2013/07/05

Wireless Communication Engineering I

6

Shunt to Series Connection



2013/07/05

Wireless Communication Engineering I

7

Impedance Matrix of Transmission Line

$$Z = \frac{Z_o}{j \sin \theta} \begin{bmatrix} \cos \theta & 1 \\ 1 & \cos \theta \end{bmatrix}$$


$$= \frac{Z_o}{j} \left\{ \frac{1}{\theta} \begin{bmatrix} 1 & 1 \\ 1 & 1 \end{bmatrix} + \sum_{n=1}^{\infty} \frac{2\theta}{\theta^2 - (n\pi)^2} \begin{bmatrix} 1 & (-1)^n \\ (-1)^n & 1 \end{bmatrix} \right\}$$

2013/07/05

Wireless Communication Engineering I

8

Equivalent Circuit of Transmission Line by Foster Expansion



A Series Connection of Parallel Resonance Circuits

2013/07/05

Wireless Communication Engineering I

9

- Short (Open) - circuited load: → **Reactance element**
 $X_{in} = Z_o \tan \theta$: short-circuited load

$0 < \theta < \pi/2$: Inductance

$\theta \approx \pi/2$: Parallel resonance circuit


$\pi/2 < \theta < \pi$: Capacitance

- Stub
- Quarter-wavelength Transformer
- **Matching coating lense**

2013/07/05

Wireless Communication Engineering I

10



Short-terminated Line

2013/07/05

Wireless Communication Engineering I

11

– Smith-chart and its usage

- Smith-chart (Bell Lab. 1950's)

$$Z_{in} = Z_0 \frac{Z_L + jZ_0 \tan \theta}{Z_0 + jZ_L \tan \theta}$$

$$Z_L \rightarrow \tilde{Z}_L = \frac{Z_L}{Z_0} \rightarrow \Gamma_L = \frac{\tilde{Z}_L - 1}{\tilde{Z}_L + 1} \rightarrow$$


$$\Gamma_{in} = \Gamma_L \exp^{-j2\theta} \rightarrow \tilde{Z}_{in} = \frac{1 + \Gamma_{in}}{1 - \Gamma_{in}} \rightarrow Z_{in}$$

2013/07/05

Wireless Communication Engineering I

16


Impedance Transforming



2013/07/05

Wireless Communication Engineering I

17





Smith Chart

2013/07/05

Wireless Communication Engineering I

18

- How to use Smith-chart
- Matching Circuit Design



Single-stub Matching


2013/07/05

Wireless Communication Engineering I

19

– Microstrip Line


- Effective permittivity and guided wavelength
- Characteristic Impedance
- Several notes : Finite conductor thickness



Microstrip Line (Effective Permittivity)


Coaxial Line


$$Z_0 = \frac{138}{\sqrt{\epsilon_r}} \log \frac{b}{a}$$



Pair-cable Line

$$Z_0 = 120 \cosh^{-1} \left(\frac{b}{a} \right)$$






2013/07/05

Wireless Communication Engineering I

24



2013/07/05

Wireless Communication Engineering I

25


Meta Material

- Right-Hand Transmission Line
- Left-Hand Transmission Line
- Composite RH/LH Transmission Line
- Compact Directional Coupler
- Super-Lense

2013/07/05

Wireless Communication Engineering I





26





2013/07/05

Wireless Communication Engineering I

27





• S-parameter and RF Circuit Design

– S-parameter (1950's ← Nuclear Physics)

voltage, current → incident wave, reflected wave

impedance → reflection coefficient

impedance matrix → scattering matrix, $[S]$

For **lossless** circuit, S-matrix = **Unitary Matrix**

For **lossy** circuit, $S^\dagger S \leq I$ **Para-unitary**

For **Reciprocal** circuit, S-matrix = **Symmetric matrix**

SVD (Singular Value Decomposition)

$$S = U^\dagger D V \quad (\text{Youla})$$

U, V : Unitary matrix (Lossless Circuit)

D : Diagonal Matrix (\rightarrow Isolated n -port circuit)

$$D = \text{Diag}[\lambda_1, \dots, \lambda_n]$$

$\lambda_i < 1 \quad \rightarrow$ resistance


$\lambda_i > 1 \quad \rightarrow$ negative resistance

2013/07/05

Wireless Communication Engineering I

36

Generalization of Darlington realization



2013/07/05

Wireless Communication Engineering I

37

– Basics of RF Circuit Design

- Impedance Matching Circuits

$$Z_g = Z_L^*$$

Z_g : Generator Impedance


Z_L : Load Impedance

2013/07/05

Wireless Communication Engineering I

38

Conjugate Matching



2013/07/05

Wireless Communication Engineering I

39

Unilateral Transducer Gain G_{TU}

(For the case, $S_{12} = 0$ Reverse transfer coefficient from output to input)

$$\text{FET } S\text{-parameter} \begin{vmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{vmatrix}$$

$$G_{TU} = \frac{(1 - |\Gamma_s|^2)}{|1 - S_{11}\Gamma_s|^2} \cdot |S_{21}|^2 \cdot \frac{(1 - |\Gamma_L|^2)}{|1 - S_{22}\Gamma_L|^2}$$

$$= G_s \cdot G_0 \cdot G_L$$


$$G_{TU, \max} = \frac{1}{1 - |S_{11}|^2} \cdot |S_{21}|^2 \cdot \frac{1}{1 - |S_{22}|^2}$$

2013/07/05

Wireless Communication Engineering I

40

Input and Output Matching Circuit




2013/07/05

Wireless Communication Engineering I

41

Unilateral Gain U : Mason's Invariant



Unilateralization of a two-port network

2013/07/05

Wireless Communication Engineering I

42

Circuit Invariant


- Unilateral Gain (U)
- Maximum Available Gain (MAG)
- Noise Measure (M)
- 2-state diode (m, Q)
- Circulator Invariant (α)
- Directional Coupler Invariant (K)

2013/07/05

Wireless Communication Engineering I

43

Available Power



2013/07/05

Wireless Communication Engineering I

44

2-state device

- On-state impedance Z_1 , Off-state impedance Z_2
- $M = |Z_1 - Z_2| / |Z_1 + Z_2^*| \Rightarrow$ Invariant w.r.t. Lossless 2port connection
- $M = |\Gamma_1 - \Gamma_2| / |1 - \Gamma_1 \Gamma_2^*| \Rightarrow$ Optimum BPSK Direct Modulation Design

2013/07/05

Wireless Communication Engineering I

45

• RF Devices

– Passive Components / Circuits

• Reactance Elements

– Distributed-element:

Open-stub, Short-stub, Line Gap

Wide Line, Narrow Line

– Lumped-element:

Spiral Inductor, Gap Capacitor, Thin Film Capacitor

2013/07/05

Wireless Communication Engineering I

46

Attenuators:

Thin Film Resistor

• Impedance Transformers:

Quarter-wavelength Impedance Transformer

$$Z_{in} = \frac{Z_0^2}{Z_L}$$

2013/07/05

Wireless Communication Engineering I

47

- **Resonator:**

- Lumped Element Type
- Microstrip Line Type
- Dielectric Resonator Type (Good Ceramic)

2013/07/05

Wireless Communication Engineering I

48


- **Distributing Components / Circuits**

- Directional Coupler:
 - Power Monitor, Balanced Type Modulator / Amplifier / Mixer
 - Lossless reciprocal matched two-fold symmetry 4-port**
 - **Perfect Directional Coupler with 90deg. Phase Difference**
 - Coupled Line Type
 - Inter-digital Type
 - Branch Line Type
 - Rat-race Type

2013/07/05

Wireless Communication Engineering I

49



Branch-line Coupler

2013/07/05

Wireless Communication Engineering I

50

- **Power Divider / Combiner:**

Perfect Matching + Perfect Isolation → Absorbing Resistance

- **Filter**

- Low Pass Filter (LPF):
 - L, C Ladder Filter
- Band Pass Filter (BPF):
 - Half-wavelength transmission line resonator
- Band Stop Filter (BSF):

2013/07/05

Wireless Communication Engineering I

51

• Transmission Scheme and RF Circuits


Objectives: Low Power Consumption,
Higher Frequency, Small Size,
Low Weight

2013/07/05

Wireless Communication Engineering I

52

Block diagram of Transceiver



2013/07/05

Wireless Communication Engineering I

53

– Basic configuration of RF Circuits: Super-Heterodyne


Mixer: Up-conversion Down-conversion
Amplifier: Power Amp. (TX) Low Noise Amp. (RX)
Oscillator: Local Oscillator
Filter: LPF, BPF

2013/07/05

Wireless Communication Engineering I

54

TX Level Diagram




2013/07/05

Wireless Communication Engineering I

55

RX Level Diagram



2013/07/05

Wireless Communication Engineering I

56

Digital RF Circuits


- RF-CMOS Technology
- Analog Signal Processing & Digital Signal Processing
- Continuous Time & Discrete Time
- Direct Conversion & Sampling
- Built-in RF Self Test & Calibration

2013/07/05

Wireless Communication Engineering I

57

Typical Cell-Phone Block Diagram




2013/07/05

Wireless Communication Engineering I

58

SoC Drives Cost Reduction




- ◆ SoC Integration Includes:
 - ◆ Digital baseband
 - ◆ SRAM
 - ◆ Power management
 - ◆ Analog
 - ◆ RF
 - ◆ Processors & Software
- ◆ The DRP technology enables digital implementation of traditional analog RF functions in standard CMOS
- ◆ Most advanced process technology used to maximize integration while minimizing cost
 - ◆ 90nm (shipping)
 - ◆ 65nm (mature design)
 - ◆ 45nm and beyond (preliminary)

2013/07/05

Wireless Communication Engineering I

59

DRP/SoC Proven Across Many Products




2013/07/05

Wireless Communication Engineering I

60

Analog RF Challenges in DSM CMOS




- Power supply voltage overhead – must scale to ~1Volt
- Passives – need high quality inductors, caps, etc.
- Noise/clock coupling – time-align to avoid interference
- Development time – should not delay node migration of digital baseband processor portion.
- Cost – need to minimize multiple pass testing and yield loss

2013/07/05

Wireless Communication Engineering I

61

Digital Transceiver Architecture




Conventional Direct Conversion is a Great Technology
 ... but not well suited for CMOS integration
 ... and digital techniques improve perf/power
 ... and digital provides a path to SDR!!

2013/07/05

Wireless Communication Engineering I

62

The DRP Approach for Transceivers



- **Minimize analog and RF circuitry**
 - Self-calibrate remaining analog (with dedicated processor)
 - Relax passive requirements as much as possible
- **Digital approach speeds debug and development**
- **Self-test and calibration made possible**
- **Production yield dominated by silicon defect density**

2013/07/05

Wireless Communication Engineering I

63

- 2013/07/05

The diagram illustrates the architecture of a Digital Baseband and Application Processor. It is divided into two main functional blocks: TX (Transmit) and RX (Receive).

TX Path:

- Channel** and **TX data** inputs feed into the **Digital Logic** block.
- The **Digital Logic** block contains a $\Sigma\Delta$ (Sigma-Delta) modulator and a **TDC** (Time-to-Digital Converter).
- The **Digital Logic** block is connected to **Amplitude Regulation** and a **DCO** (Direct Current Oscillator).
- The **DCO** is connected to the **DPA** (Digital-to-Pulse Amplitude) block.
- The **DPA** block outputs **RF Out** to the **TX/RX Combiner**.
- The **TX/RX Combiner** is connected to an antenna.

RX Path:

- The **TX/RX Combiner** receives **RF In** from the antenna.
- The **RF In** signal is processed by the **LNTA** (Low Noise Transimpedance Amplifier) block.
- The output of the **LNTA** block is connected to the **Discrete time** block.
- The **Discrete time** block is connected to the **A/D** (Analog-to-Digital) converter.
- The **A/D** converter outputs **RX data** to the **Digital Logic** block.
- The **Digital Logic** block is also connected to the **Current sampler** block.
- The **Current sampler** block is connected to the **Discrete time** block.

Other Components:

- The **Digital Baseband and Application Processor** is connected to **Power Management (PM)** and **RF Built-In Self Test (RFBIST)** blocks.
- The **Power Management (PM)** block is connected to the **RF Built-In Self Test (RFBIST)** block.

Specifications:

- Frequency bands: 0.2, 1.25, 2.5, 5, 10, 15, 20MHz BW
- Modulation schemes: GMSK, QPSK, 8-PSK, 16QAM, 64QAM
- Transmission bands: 450, 800, 900, 1800, 1900, 2100, 2500, 3400MHz
- Access schemes: TDMA, FDMA, CDMA, OFDMA, IFDMA schemes

Conclusion: Looks almost like SDR!!


2013/07/05

[illegible]

- 2013/07/05

- 2013/07/05

All-Digital PLL (ADPLL)




2013/07/05

Wireless Communication Engineering I

68

Digitally-Controlled Oscillator Core




2013/07/05

Wireless Communication Engineering I

69

DCO Varactor Banks



High-speed dithering and dynamic element matching are used to achieve high resolution (LSB = ~1.5Hz).


2013/07/05

Wireless Communication Engineering I

70

Time-to-digital Converter (TDC)

- ◆ Quantized phase detector with resolution of about 20 ps
- ◆ DCO clock passes through the inverter chain
- ◆ Delayed outputs are sampled by FREF




2013/07/05

Wireless Communication Engineering I

71

Production Testing Simplification

- Extensive use of built-in-testing capabilities to reduce test costs.
- Tester is simple (low cost) and test time is minimal.




2013/07/05

Wireless Communication Engineering I

72

The DRP Technology - Summary



2013/07/05

Wireless Communication Engineering I

73