Physics and Engineering of CMOS Devices

Ken Uchida Department of Physical Electronics Tokyo Institute of Technology

Physics and Engineering of CMOS Devices, April 8, 2009

Requirements

- Basics of Quantum Mechanics
 - Quantum Confinement Effects
 - Scattering of electrons with phonons etc.
- Electromagnetic
 - Gauss's Law
 - Poisson's Equation
- Fundamentals of Solid-State Physics
 - Band Structure of Semiconductors (Effective Mass, Density of States etc.)
 - Basics of Semiconductor Physics (pn junctions, semiconductor statistics)

Class Objective

This class provides the fundamentals of advanced nanoscale MOS transistors. Firstly, the operation of MOS transistors fabricated on bulk Si substrate will be explained. The impact of shrinking device dimensions on device performance will be discussed. Then, the concept of equivalent scaling, which is important in modern MOS transistors, will be introduced. As an example of the equivalent scaling, mobility booster technologies and high-k&metal gate stack will be discussed. By taking this class, it is expected that students get familiar with physics and engineering of modern, advanced CMOS devices.

Physics and Engineering of CMOS Devices, April 8, 2009

Class Schedule (Tentative)

- Fundamentals of MOSFETs (4 Classes)
- SOI MOSFETs (2 Classes)
- Strained MOSFETs (2 Classes)
- MOSFETs with High-κ Gate Dielectrics (1 Class)
- High-Mobility Channel MOSFETs (1Class)
- Fabrication Process (1 Class)
- Reliability and Variability (1 Class)
- Other Advanced Topics (1 Class)

Class Schedule –cont'd

- Fundamentals of MOSFETs (4 Classes)
 - Simple Analytical MOSFET Model
 - MOS Capacitor
 - MOSFET Models (Charge Sheet Model)
 - Scaling Strategy of MOSFETs
 - Mobility and Velocity of Charged Carriers
 - Quantum Mechanical Effects
 - Ballistic FETs
 - Basics of Semiconductor Physics

Physics and Engineering of CMOS Devices, April 8, 2009

Grading

- Exercises during the class (40%)
- Term-end Examination (60%)

Physics and Engineering of CMOS Devices, April 8, 2009

Application of VLSIs



MOSFETs are key components of VLSI, where they are working as switches to perform logic operations.

Physics and Engineering of CMOS Devices, April 8, 2009

Moore's Law

Material here is Deleted because of copyright concern

Source: Intel (http://www.intel.com), from presentation at ISSCC 2003

Physics and Engineering of CMOS Devices, April 8, 2009

Moore's Law -cont'd

Material here is Deleted because of copyright concern

Source: Intel (http://www.intel.com), from presentation at ISSCC 2003 Physics and Engineering of CMOS Devices, April 8, 2009

Moore's Law -cont'd

Material here is Deleted because of copyright concern

Source: Intel (http://www.intel.com), from presentation at ISSCC 2003 Physics and Engineering of CMOS Devices, April 8, 2009



Material here is Deleted because of copyright concern



Material here is Deleted because of copyright concern

1971 Intel 4004 Processor 108kHz Clock 10um Technology 2007 Intel Quad-Core Xeon Processor >3GHz Clock 0.045um Technology

Source: Intel Corp.(http://www.intel.com) Physics and Engineering of CMOS Devices, April 8, 2009

MOSFETs as Switches in VLSIs

Ideal switch has infinite resistance in the off state, whereas zero resistance in the on state.



Strategy to Enhance VLSI Performance

Requirements against Switches

- Reduction in ON resistance.
- Reduction in dimensions.
- Reduction in leakage current.

The performance of MOSFETs are improved by reducing transistor dimensions (sizes), while keeping leakage current as small as possible.

Structure of MOSFETs



p-type Si substrate

- Metal-Oxide-Semiconductor Structure
- Field-Effect Transistor

Physics and Engineering of CMOS Devices, April 8, 2009

Schematics of MOSFET Operation



Two pn junctions are connected in series. One is reversely biased and the other is forward biased.



Positive gate bias generates surface inversion layer, which forms Ohmic contacts with source/drain diffusion layers.

Basic Equations for Describing MOSFET Characteristics

Poisson's Equation

$$\nabla^2 \phi = -\frac{\rho}{\kappa_{\rm s} \varepsilon_0}$$

Carrier Transport Equation

$$\mathbf{J}_n = q\mu_n n\mathbf{E} + qD_n \nabla n$$

- φ: potential
- ρ : charge density
- κ_s : dielectric constant
- \mathcal{E}_0 : permittivity in vacuum
- μ_n : mobility
- q : elemental charge
- D_n : diffusion constant
- G_n : generation rate
- R_n : recombination rate

Current Continuity Equation

$$\frac{\partial n}{\partial t} = \frac{1}{q} \nabla \mathbf{J}_n - R_n + G_n$$

Physics and Engineering of CMOS Devices, April 8, 2009



Basic Equations



These equations should be solved self-consistently; they are solved numerically.

Coordinate in MOSFETs



The origin is located at the source edge of the MOS interface. The Y axis is located at the MOS interface and is along the channel direction.

The X axis is normal to the MOS interface.

The Z axis is at the MOS interface and is along the width direction. Physics and Engineering of CMOS Devices, April 8, 2009

Assumptions for deriving MOSFET Model

- Recombination and generation of carriers are negligible; current continuity equation is not taken into account.
- Diffusion current is much less than drift current.
- Normal Electric field is much greater than lateral electric field. (Gradual Channel Approximation: GCA)
 Poisson's equation is reduced to





Velocity and Mobility



107

10⁶

10⁵

The velocity of charged carriers (electrons, holes) is proportional to electric field.

$$v_e = \mu E$$

However, at electric field greater than $3x10^3$ V/cm, the none-linearity is observed. This effect will be taken into account in later lectures.

Physics and Engineering of CMOS Devices, April 8, 2009

 10^{4}

Electric Field (V/cm)

10

electron holes

10⁵

 10^{6}

Simple Analytical MOSFET Model (I) $V_d \approx 0$

By introducing threshold voltage (V_{th}) , Poisson's equation can be replaced by the following equation.

$$-qn_{l} = -WC_{g}\left(V_{g} - V_{th}\right)$$

 n_l : number of charges per unit length $I_d = -qn_\mu \mu_e E$ $=WC_{g}\left(V_{g}-V_{th}\right)\mu E$ This is valid when V_d is very small. $= \mu_e C_g W \left(V_g - V_{th} \right) \frac{V_d}{I}$ $= \mu_e C_g \frac{W}{I} \left(V_g - V_{th} \right) V_d$ $(V_d \approx 0)$

Physics and Engineering of CMOS Devices, April 8, 2009



Physics and Engineering of CMOS Devices, April 8, 2009

Simple Analytical MOSFET Model (II) -cont'd

$$\int_{0}^{L} I_{d} dy = \int_{0}^{V_{d}} WC_{g} \left(V_{g} - V(y) - V_{th} \right) \mu_{e} dV(y)$$

$$I_{d} = \mu_{e} C_{g} \frac{W}{L} \left[\left(V_{g} - V_{th} \right) V_{d} - \frac{1}{2} V_{d}^{2} \right]$$
(1)

$$I_{d} = WC_{g} \left(V_{g} - V(y) - V_{th} \right) \mu_{e} \frac{dV(y)}{dy}$$

When

$$V_d > V_g - V_{th} (V_g - V_d - V_{th} < 0)$$

Hole accumulation is suggested! This is not true.

Physics and Engineering of CMOS Devices, April 8, 2009

Simple Analytical MOSFET Model (II) -cont'd



In semiconductor, inversion-layer is formed when V_g is greater than V_{th} . If V_g is between V_{FB} and V_{th} , not hole accumulation layer but depletion layer is formed. Our simple equation, $C_g(V_g-V_{th})$, does not represent the depletion condition.

Eq. (1) is valid, when $V_d > V_g - V_{th}$ Physics and Engineering of CMOS Devices, April 8, 2009

Simple Analytical MOSFET Model (II) -cont'd



Physics and Engineering of CMOS Devices, April 8, 2009

Simple Analytical MOSFET Model -cont'd



Implicit assumptions are

- Constant mobility
- Linea relationship between velocity versus field

Insufficient treatments are as follows.

- Distribution functions are not used to calculate carrier numbers.
- Effect of substrate impurity is not considered.
- One-dimensional electrostatics is used to calculate potential distribution.

Physics and Engineering of CMOS Devices, April 8, 2009

Summary

- Equations to derive MOSFET characteristics are introduced.
 - Poisson's Equation
 - Carrier Transport Equation
 - Current Continuity Equation
- Simple MOSFET Model is derived.
 - GCA: Gradual Channel Approximation
 - No Diffusion Current
 - $Q = C(V_g V_{th})$ is utilized.