VLSI險ュ險医→縺励※縲∬ィュ險医ヵ繝ュ繝シ縺ォ蠕薙>縲√せ繧ソ繝ウ繝繝シ繝峨そ繝ォ險ュ險医ョRTL險ュ險医∫炊隲冶ィュ險医∫炊隲匁、懆ィシ縲√Ξ繧、繧「繧ヲ繝郁ィュ險医√Ξ繧、繧「繧ヲ繝域、懆ィシ縺ォ縺、縺縺ヲ霑ー縺ケ縲〃LSI險ュ險亥ィ菴薙r鄙貞セ励☆繧九ゅ∪縺溘:PGA險ュ險医d繧キ繧ケ繝繝繝ャ繝吶Ν險ュ險(Soc)縺ォ縺、縺縺ヲ繧りィ蜿翫☆繧九
The design flow of Standard Cell Design for VLSI is Discussed, which includes RTL design, Logic design, Logic verification, Layout design and Layour verification. In addition to that, FPGA design and System level Soc design will also be described.
To master a fundamental knowledge for VLS design by a lecture on system, archite cture, logic, circuit and layout design with regards to large scale Integrated Circuits.
01.Digital Systems and VLSI
02.Transistors and Layout
03.Logic Gates
04.Combinational Logic Networks
05.Sequential Machines
06.Subsystem Design
07.Floor Planning
08.Architecture Design
09.Chip Design
10.Supplement 1 Verilog Description for basic components
11.Supplement 2 Verilog Description for registers and state machine
12.Supplement 3 Verilog Description for micro processor
Wayne Wolf: Modern VLSI Design (System on Silicon) Second Edition, Prentice Hall 1998.
VLSI Layout Design, VLSI System Design are related subjects
By Test
VLSI design is the basic knowledge for engineers of various fields. This lecture covers all aspects of VLSI design, especially for the beginners of VLSI design.