Parallel and Reconfigurable VLSI Computing (7)

## Practical RTL Design

Hiroki Nakahara Tokyo Institute of Technology

#### Outline

- Practical RTL design methodology
  - From behavior (C/C++ code) to HDL one
- Interface co-design
  - Control a hardware from an ARM processor
- RTL design optimization

## Practical RTL Design Methodology

#### C/C++ to RTL

- Determine the specifications of the circuit
  - Timing chart, state transition diagram, performance, block diagram
- Consider the configuration of the module
  - Design and combine for each IP core
- Function assigned to each core and its resource
  - Including a consideration of interface
  - Often written in C/C ++
  - It becomes a testbench for a verification
- Convert C/C++ description to RTL
- Optimize behaviors (pipelining and parallelization)
  - Automation by the remaining work with CAD

# C/C++ Description for a Concept of Module

- Approximate ~300 lines for single function
- Data input/output (Interface)
- Data processing



#### Case Study: FIR Filter

•  $x_n$ : N sampling signals and  $y_n$ : Output signal, then

$$y_n = \sum_{k=0}^{N-1} h_k x_{n-k}$$

, where a filter coefficient  $h_n$  is given by

$$h_n = \frac{\rho_n}{2\pi} \int_0^{2\pi} d\tilde{\omega} e^{i\tilde{\omega}(n-\tilde{\tau})} H_0(\tilde{\omega}).$$

, where  $\tilde{\omega} = 2\pi\omega/\omega_s$  denotes normalized freq.,  $\omega_s$  denotes sampling freq.,  $H_0(\tilde{\omega}) \in \mathbb{R}$  denotes frequency characteristic,  $p_n$  denotes window function, and  $\tilde{\Gamma} = (N-1)/2$ .

#### Cont'd

• Deference equation for a FIR filter:

 $y[n] = a_0 x[n] + a_1 x[n-1] + a_2 x[n-2] + a_3 x[n-3] + a_4 x[n-4] + \dots + a_{N-1} x[n-(N-1)]$ 

• Diagram for a FIR filter:



### FIR Filter Coefficient Design

- MathWorks Matlab with DSP System Toolbox
  - Sampling Freq.: 44.1 kHz
  - LPF for 20 kHz  $\rightarrow$  Normalized cut-off freq.
  - #Taps: 11
  - Window function: Hamming



#### C Behavior for a FIR Filter

https://github.com/HirokiNakahara/FPGA\_lecture/tree/master/Lec7\_Practical\_RTL\_design/fir.c

1	#include <stdio.h></stdio.h>		
2	<pre>#include <stdlib.h></stdlib.h></pre>		
3	<pre>#include <math.h></math.h></pre>		
4			
5	#define N 11		
6			
7	void fir(float *y, float x)		
8	{		
9	<pre>float c[N] = { // 0.17 = 20KHz/44.1KHz, LPF, Hamming W</pre>	indow	
10	-4.120289718403869e-03, -1.208600321298122e-02,	34 1	10
11	-2.650603053411641e-03, 9.166631627169690e-02,	24 1	r0 r
12	2.544318483405623e-01, 3.40000000000001e-01,	200 ( 36	L
13	2.544318483405623e-01, 9.166631627169690e-02,	37	
14	-2.650603053411641e-03, -1.208600321298122e-02,	27	
15	-4.120289718403869e-03, };	39	
16		40	
17	<pre>static float shift_reg[N];</pre>	41	
18	float acc;	42	
19	int i;	43	
20		44	
21	acc = 0.0;	45	
22	for (i = N - 1; i >= 0; i) {	46	
23	<b>if</b> (i == 0) {	47	
24	acc += x * c[0];	48	
25	<pre>shift_reg[0] = x;</pre>	49	
26	} else {	50	
27	<pre>shift_reg[i] = shift_reg[i - 1];</pre>	51	
28	<pre>acc += shift_reg[i] * c[i];</pre>	52	
29	}	53	}
30	}		
31	*y = acc;		
32	]		

34	void main()
35	{
36	float fs = 44100.0;
37	<i>int</i> len = 1000;
38	
39	float f0 = 20000.0;
10	<pre>float sin_wave;</pre>
41	<i>float</i> fir_out;
12	
43	int i;
44	
45	<pre>for( i = 0; i &lt; len; i++){</pre>
46	sin_wave = sin( 2.0 * M_PI * f0 * i / fs);
47	
18	<pre>fir( &amp;fir_out, sin_wave);</pre>
19	
50	<pre>printf("%d %f %f\n", i, sin_wave, fir_out);</pre>
51	f0 = f0 - 10.0;
52	}
53	}

#### Debug for C Description

- Confirm the operation of FIR
- In/Out are reused as a testbench for HDL simulation
- Note, a parallel operation cannot be verified
- Area and speed of the circuit can not be estimated



#### Convert to Fixed Point Precision

https://github.com/HirokiNakahara/FPGA\_lecture/tree/master/Lec7\_Practical\_RTL\_design/fir\_int.c

```
#include <stdio.h>
    #include <stdlib.h>
    #include <math.h>
    #define N 11
    #define PREC 65536 // 2**16 sign + 15bit precision
    void fir(int *y, int x)
9 🔻 {
10 🔻
        int c[N] = { // 0.17 = 20KHz/44.1KHz, LPF, Hamming Window
             -136, -397, -87, 3004, 8338, 11142, 8338,
11
            3004, -87, -397, -136, };
                                                               void main()
12
13
        static int shift reg[N];
                                                                   float fs = 44100.0;
14
                                                                   int len = 1000;
        int acc;
        int i;
                                                                   float f0 = 20000.0;
                                                                   float sin wave;
        acc = 0;
                                                                   int fir out;
19 🔻
        for (i = N - 1; i \ge 0; i - -) {
             if (i == 0) {
20 🔻
                                                                   int i;
                 acc += x * c[0];
21
                 shift reg[0] = x;
                                                                   for( i = 0; i < len; i++){</pre>
23 🔻
             } else {
                                                                       sin wave = sin(2.0 * M PI * f0 * i / fs);
                 shift_reg[i] = shift_reg[i - 1];
24
                 acc += shift reg[i] * c[i];
                                                                       fir( &fir out, (int)(sin wave * PREC));
             }
                                                                       printf("%d %f %f\n", i, sin wave, (float)fir_out / PREC);
                                                                       f0 = f0 - 10.0;
         *y = acc;
    }
```

#### C Behavior to RTL

- RTL  $\rightarrow$  Data path + FSM
- Re-write control *while, for, switch* statements to *ifthen, goto* statements, then convert FSM
- Assign label to each statement  $\rightarrow$  FSM state number



#### Example



#### Write FSM

- Convert *if-then goto* statement to FSM
  - Writing an FSM until you get used to it!
- Add an initialization processing (register value after resetting)
- Make the whole process an infinite loop
  - Generally, return to the initial state after finished all processing

#### Example





#### Parallel Processing

• Concurrent assignment

tmp=A; A<=B; A = B; B<=A; B = tmp;

- Continuous assignments
   A=B; B=C; → A=C;
- Reduce number of states by parallel processing
- Considering simultaneous assignment from the starting FSM description

#### More Simplify





#### RTL Simulation for an FIR Filter

See, https://github.com/HirokiNakahara/FPGA\_lecture/tree/master/Lec7\_Practical\_RTL\_design/

- FIR Filter module: fir\_1.v
- Testbench for FIR Filter: testbench\_fir\_1.v



Interface Co-Design

#### Interface

• Data Transfer/Receive between modules



# AXI 4 bus: General Interface of ARM Embedded FPGA

- Complex protocols
  - High-level synthesis (HLS) can be easily generated with Directive
  - System design tool (SDSoC) automatically selects the best protocol

	AXI4	AXI4-Lite	AXI4-Stream		
Dedicated for	high-performance and memory mapped systems	register-style interfaces (area efficient implementation)	non-address based IP (PCIe, Filters, etc.)		
Burst (data beta)	up to 256	1	Unlimited		
Data width	32 to 1024 bits	32 or 64 bits	any number of bytes		
Applications (examples)	Embedded, memory	Small footprint control logic	DSP, video, communication		

#### Case Study: AXI4 Bus Connection

• Led blinking via AXI-lite bus



#### Create a New Project

Project location: C:¥FPGA¥lect7\_2¥led\_axi\_lite\_1 Target FPGA: Zybo-Z7-10 or (Z7-20) Design Sources: None Constraints: Zybo-Z7-Master.xdc Simulation Sources: None

#### Create AXI4 Peripheral

• Select "Tools->Create and Package New IP", then check "Create AXI4 Peripheral", and "Next"



#### Specify IP Location

#### Type "ip\_repo" on your project directory, then "Next"

🝌 Create and Packag	e New IP				×
Peripheral Deta Specify name, versio			~		
Name:	myip				8
Version:	1.0				8
Display name:	myip_v1.0				$\otimes$
Description:	My new AXI IP				8
IP location:	C:/asd/dev/z/nq/vivado/project_1/ip_repo				⊗
Overwrite e	isting				
?		< <u>B</u> ack	<u>N</u> ext >	Einish	Cancel

### Edit Interface

• Set the default "AXI4-Lite Slave (four 32-bit registers)", and "OK", then "Finish"

![](_page_25_Picture_2.jpeg)

### Edit "myip\_v1.0"

- Click Flow Navigator->PROJECT MANAGER -> IP Catalog
- Make sure "myip\_v1.0" under "User Repository" on "IP Catalog"
- Right click on "myip\_v1.0", then select "Edit in IP Packager"
  - Click "OK" to save the project location

![](_page_26_Picture_5.jpeg)

#### Synthesis "myip" on a New Vivado

• Make sure "myip\_v1\_0.v" as a wrapper and "myip\_v1\_0\_S00\_AXI.v" as a top module

![](_page_27_Picture_2.jpeg)

#### Edit "myip\_v1\_0\_S00\_AXI.v"

c:/FPGA/tes	t_ipgen/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v
Q, 📔	🔸 🛹 👗 🗉 🛍 🖊 🎟 🆓
13	// Width of S_AXI address bus
14	<pre>parameter integer C_S_AXI_ADDR_WIDTH = 4</pre>
15	)
16	(
17	// Users to add ports here
18	output wire [3:0]LED,
19 🖯	// User ports ends
20	<pre>// Do not modify the ports beyond this line</pre>
21	
22 白	// Global Clock Signal
23	input wire S_AXI_ACLK,
24	// Global Reset Signal. This Signal is Active LOW

![](_page_28_Picture_2.jpeg)

#### Edit "myip\_v1\_0.v"

![](_page_29_Figure_1.jpeg)

![](_page_29_Figure_2.jpeg)

#### Re-Package IP

• Switch to "Package IP" tab, then "Re-Package IP"

<u></u>								
Packaging Steps	File Groups		Packaging Steps	Review and Package				
	Merge changes from File Groups Wizard		<ul> <li>Identification</li> </ul>	IP has been modified.				
			<ul> <li>Compatibility</li> </ul>	Summary				
<ul> <li>Compatibility</li> </ul>		Libran	✓ File Groups	Display name: myip_v1.0				
File Groups	Name	Name	<ul> <li>Customization Parameters</li> </ul>	Root directory: c:/FPGA/test ipgen/ip repo/mvip 1.0				
	Standard		Ports and Interfaces					
<ul> <li>Customization Parameters</li> </ul>	Advanced			After Packaging				
<ul> <li>Ports and interfaces</li> </ul>	> 🗁 Verilog Synthesis (2)		<ul> <li>Addressing and Memory</li> </ul>	An archive will not be generated. Use the settings link b Project will be removed after completion				
	Verilog Simulation (2)		<ul> <li>Customization GUI</li> </ul>					
<ul> <li>Addressing and Memory</li> </ul>	> Software Driver (6)		Review and Package	Edit packaging settings				
	> 🗁 UI Layout (1)							
Customization Gol	> 🖹 Block Diagram (1)							
Review and Package				Re-Package IP				

#### Add a ZYNQ Processor

• In the initial Vivado, Flow Navigator -> IP INTEGRATOR -> Create Block Design, then add a ZYNQ Processor, and "Run Block Automation"

![](_page_31_Picture_2.jpeg)

#### Add a "myip" IP

• Place your "myip" on the Block Design View, then click "Run Connection Automation", and "OK"

![](_page_32_Figure_2.jpeg)

#### Regenerate Layout

![](_page_33_Figure_1.jpeg)

#### Make External

![](_page_34_Figure_1.jpeg)

#### Specify an External Port Name

![](_page_35_Figure_1.jpeg)

### Write Software Code to Control "myip" from a ZYNQ Processor

- Click "Generate Bitstream", then "Export Hardware", and next, "Launch SDK"
- Create a new project as "myip\_test"

#### #include "xparameters.h"

#define LED \*((volatile unsigned int \*) XPAR\_MYIP\_0\_S00\_AXI\_BASEADDR)

```
⊖int main()
```

{

}

```
init_platform();
```

```
print("Hello World\n\r");
```

int i, j;

```
while(1){
    for(i = 0; i < 6; i++){
        xil printf("i=%d\n", i);
        switch(i){
        case 0: LED = 0x1; break;
        case 1: LED = 0x2; break;
        case 2: LED = 0x3; break;
        case 3: LED = 0x4; break;
        case 4: LED = 0x5; break;
        case 5: LED = 0x6; break;
        default: LED = 0x0;
        for( j = 0; j < 10000000; j++);</pre>
    }
}
cleanup platform();
return 0;
```

#### Memory map is automatically generated by Vivado, and it is written in "xparameters.h"

Source Code

Build the project, then "Xilinx->Program FPGA". Next, Connect the Zybo to the PC Run Terminal software (e.g. Tera Term for Windows, gtkterm for Unix) Connect "USB Serial Port" with 115200 bps Select the project in the Project Explorer, then, in "Menu", "Run As" -> "Launch on Hardware (System Debugger)"

## **RTL Design Optimization**

### Pipelining

(a) Non-pipelining

Processing iteration 2 is done sequentially after the completion of iteration 1

![](_page_39_Figure_3.jpeg)

. . .

(b) Pipelining ( n = 3 stage )

Processing iteration 2 is done after the completion of stage 1 in iteration 1

					-	Time <i>T<sub>pipe</sub></i>
Processing 1	Stage 1	Stage 2	Stage 3	L/n		
F	Processing 2	Stage 1	Stage 2	Stage 3		
	F	Processing 3	Stage 1	Stage 2	Stage 3	

#### Pipeline Efficiency

Percentage of the actually achieved speedup to the maximum

$$S_{pipe}(N) = \frac{T(N)}{T_{pipe}(N)} = \frac{nN}{n+N-1} = \frac{n}{1+\frac{n-1}{N}}$$

If  $n \ll N$ , then  $S_{pipe}(N) \cong n$  and the speed-up factor over non-pipelining is n

Percentage of the actually achieved speedup to the maximum

$$E_{pipe}(n,N) = \frac{S_{pipe}(N)}{n} = \frac{1}{1 + \frac{n-1}{N}} = \frac{N}{N+n-1}$$

# Parallel Processing and Flynn's Taxonomy

![](_page_41_Figure_1.jpeg)

#### Loop Unrolling

• Without unrolling

![](_page_42_Picture_2.jpeg)

![](_page_42_Picture_3.jpeg)

Throughput: 3 cycles Latency: 3 cycles Operation: 1/3 data/cycle

• Loop Unrolling for 3 Operations

```
for ( int i = 0; i < N/3; i+=3){
    op_Read[i*3];
    op_MAC;
    op_Write[i*3];
    op_Read[i*3+1];
    op_MAC;
    op_Write[i*3+1];
    op_Read[i*3+2];
    op_MAC;
    op_Write[i*3+2];
}</pre>
```

![](_page_42_Figure_7.jpeg)

Throughput: 3 cycle Latency: 3 cycle Operation: 1 data/cycle

#### Unrolling for a FIR Filter

```
static int shift reg[N];
int c[N] = { // 0.17 = 20KHz/44.1KHz, LPF, Ham
    -136, -397, -87, 3004, 8338, 11142, 8338,
                                                    shift_reg[10] = shift_reg[9];
    3004, -87, -397, -136, \};
                                                    shift reg[ 9] = shift reg[8];
                                                    shift reg[ 8] = shift reg[7];
static int shift_reg[N];
                                                    shift reg[ 7] = shift reg[6];
int acc;
                                                    shift_reg[ 6] = shift_reg[5];
int i;
                                                    shift_reg[ 5] = shift_reg[4];
                                                    shift_reg[ 4] = shift_reg[3];
acc = 0;
                                                    shift reg[ 3] = shift reg[2];
for (i = N - 1; i >= 0; i--) {
                                                    shift reg[ 2] = shift reg[1];
    if (i == 0) {
                                                    shift_reg[ 1] = shift_reg[0];
        acc += x * c[0];
                                                    shift reg[0] = x;
        shift_reg[0] = x;
    } else {
                                                    *y = shift_reg[10] * -136 + shift_reg[9] *
                                                                                                 -397
        shift_reg[i] = shift_reg[i - 1];
                                                       + shift reg[ 8] * -87 + shift reg[7] *
                                                                                                 3004
        acc += shift reg[i] * c[i];
                                                       + shift_reg[ 6] * 8338 + shift_reg[5] * 11142
                                                       + shift_reg[ 4] * 8338 + shift_reg[3] *
                                                                                                 3004
                                                       + shift_reg[ 2] * -87 + shift_reg[1] *
                                                                                                 -397
<sup>k</sup>y = acc;
                                                       + shift_reg[ 0] * -136;
```

#### Dataflow for Unrolling FIR Filter

![](_page_44_Figure_1.jpeg)

#### **Pipelined Dataflow**

• Insert a pipeline register and realized by a DSP block

![](_page_45_Figure_2.jpeg)

#### **RTL** Simulation

- See, https://github.com/HirokiNakahara/FPGA\_lecture/tree/master/Lec7\_Practical\_RTL\_design/
- Source Code: fir\_pipe\_1.v, Simulation Code: testbench\_fir\_pipe\_1.v

SIMULATION - Behavioral Sim	ulation - Fund	tional - sim_1	- testbe	nch_fir_pipe_1														? >
Scope × Sources		_ □		Objects	?	_ 0 Ľ ×	fir_pipe_1.v × testbench	_fir_pipe_1.v × Untitled	i1* ×									? 🗆 🖸
Q   ¥   €			۰	Q		•	ର 🔛 ବାରା 🔀	<b>-f</b>   <b>I</b> €   <b>→</b>   <del>1</del> =   1	tr   +F   Fe	ali								•
Name	Design U	Block Type		Name	Value	Data T ^				50.000 ns								^
V Utestbench_fir_pip	testbenc	Verilog M		🐻 clk	0	Logic	Name	Value	10	50	1100	1150	1200		1050		12.0	0
✓	fir_pipe_1	Verilog M		😼 reset_p	0	Logic	10 alk	1		50 hs		150 hs	200	ns	230		30	
state_0_inst	FIR_stage	Verilog M		> 🔞 x[15:0]	012c	Array	10 caset p	1										
state_1_inst	FIR_stage	Verilog M		> 🔞 idx[1:0]	3	Array	VIIE:01	1 0000								Vara	Varia	Vanat
state_2_inst	FIR_stage	Verilog M		> 📲 y[15:0]	0525	Array	x = x[15.0]	0000			00		<sup>UI</sup>		. 00			
state_3_inst	FIR_stage	Verilog M					✓ 103(1.0)	0000			·				<u> </u>	<u></u>	<u>^ "</u>	<u>^</u>
state_4_inst	FIR_stage	Verilog M						1					00					
state_5_inst	FIR_stage	Verilog M					1 rosot p	1										
state_6_inst	FIR_stage	Verilog M					Viteset_p	0000						/0100 Vo			Varia	Vana
state_7_inst	FIR_stage	Verilog M					✓ 1 (15.0)	0000			40	0064 0000		0130 /0	004 100	0120	Volao	<u> </u>
state_8_inst	FIR_stage	Verilog M					> = y[15.0]	0000 0000 0000 0000 00		0000 0000 0000							Voor	Varev
state_9_inst	FIR_stage	Verilog M					> w_x[0.9][15.0]											
state_10_inst	FIR_stage	Verilog M					> w_acc(0.9][31.0]	0000000,00000000,000			00000000,0000							
🋢 gibi	glbl	Verilog M					<sup>10</sup> alls	1				0000	000					
							la reast p	1										
							Tesel_p	1						/0400 Vo		Vara	Varia	Vanat
							X_III[10.0]	0000		<sup>00</sup>	00	0064 0008		0130 10	064 00	0120	Volao	X0064 X
							> acc_iii[51.0]	#70	<b></b>			4470						
							> ••••••••••••••••••••••••••••••••••••	0000			0000	11/0	0000			00 V000 4	Van	Vara
							> = x_out[31:0]	00000		-	0000	╞───┤						
							acc_ou(31:0)	0000000		-	0000000	╞───┤						
							> sinic_reg[15.0]	0000		↓	0000					00004		
							> pipe_reg_m[13.0]	00000		↑	0000		0000	0120 /0	130 100	64 <u>0006</u>	Volac.	
							pipe_reg_acq51.0j	0000000				0000000						
				<		$\rightarrow$ $\checkmark$		$\langle $	<									>

#### Conclusion

- Conversion from Behavior to RTL by C Description
- Control HW via AXI 4 bus
- Optimization method
  - Concurrent assignment
  - Parallel Processing
  - Unrolling
  - Pipelining

#### Exercise

- (Mandatory) Control the LED from the ARM processor via the AXI4 bus
- (Mandatory) For the FIR filter, discuss the Pros. and Cons. of pipeline version, unrolling version, sequential version by comparing latency, throughput, and # of multipliers (area)
- (Optional 1) Reduce the number of multipliers by using a symmetry property for coefficients of an FIR filter
- (Optional 2) Design the RTL for above FIR filter and show the simulation result

Send a report to OCW-i by PDF format

Deadline is 28<sup>th</sup>, July, 2020