Parallel and Reconfigurable VLSI Computing (5)

Walk Through FPGA Design

Hiroki Nakahara Tokyo Institute of Technology

Outline

- Design flow, design tool, development environment for implementation of target system on FPGA
- Target board: Digilent Zybo-Z7
- Design tool: Xilinx Vivado 2017.4, XSDK 2017.4
 1 Design flow overview
 - 2 HDL design flow with logic simulation
 - 3 Processor design flow

Conventional FPGA Design Flow

FPGA Design Flow



Register-Transfer Level (RTL) Design

- Combinational Logic
 - Un-timed behavior (equation or truth table)
- Sequential Logic
 - Timed one (Finite state machine (FSM))
 - Register + Combinational logic
- RTL design
 - Design behavior using high-level state machine (to be explained)
 - Remaining: Convert to sequential circuit

Hardware Description Language (HDL)

- Represents hardware structure and behavior
 - Can be processed by computers (as a software)
- VHDL, Verilog-HDL, AHDL, myHDL, MODAL
- Used for simulation/synthesis

```
// the body of the 4-bit counter.
always @(negedge clock or posedge clear)
    if (clear)
    qout <= 4'd0;
    else
        qout <= (qout + 1); // qout = (qout + 1) % 16;</pre>
```



HDL Design Flow with Simulation

Target FPGA Board

- Digilent Zybo Z7-10/Z7-20
- Resource: https://reference.digilentinc.com/reference/programmable-logic/zyboz7/start
- Manual: https://reference.digilentinc.com/_media/reference/programmablelogic/zybo-z7/zybo-z7_rm.pdf

Call out	Description	Call	Description	Call	Description
1	Power Switch	12	High-speed Pmod ports *	23	Ethernet port
2	Power select jumper	13	User buttons	24	External power supply connector
3	USB JTAG/UART port	14	User RGB LEDs *	25	Fan connector (5V, three-wire) *
4	MIO User LED	15	XADC Pmod port	26	Programming mode select jumper
5	MIO Pmod port	16	Audio codec ports	27	Power supply good LED
6	USB 2.0 Host/OTG port	17	Unique MAC address label	28	FPGA programming done LED
7	USB Host power enable jumper	18	External JTAG port	29	Processor reset button
8	Standard Pmod port	19	HDMI input port	30	FPGA clear configuration button
9	User switches	20	Pcam MIPI CSI-2 port	31	Zynq-7000
10	User LEDs	21	microSD connector (other side)	32	DDR3L Memory
11	MIO User buttons	22	HDMI output port *	denotes	difference between Z7-10 and Z7-20



Run Vivado (Not HLS!!)

source /opt/Xilinx/Vivado/2017.4/settings64.sh
vivado &

File -> New Project

In "Create a New Vivado Project" window, Click "Next"

In "Project Name" window, set followings:

Project name: hello_hw_1

Project location: C:/FPGA/lec2 (Windows)

/root/FPGA/lec2 (Unix)

Then, project will be created at: C:/FPGA/lec2/hello_hw_1 (/root/FPGA/lec2/hello_hw_1)

Next, Click "Next"

Settings (Cont'd)

In "Project Type", check "RTL Project", then "Next"

In "Add sources", just click "Next", and in "add constraints", click "Next"

In "Default Part", carefully choose your FPGA!!, then "Next"

Finally, in "New Project Summary", then click "Finish"

Select: Dearts	📕 Boa	ards										
Product category:	Gen	eral Purpo	se	~	Spee <u>d</u> grad	de: -1						
<u>F</u> amily:	Zyno	-7000		~	<u>T</u> emp grad	e: All I	Remainin	g		^ي تو	avan	
<u>P</u> ackage:	clg4	00		~						监	XLINKe ·	10
<u>S</u> earch: Q -				Rese	et All Filters						ZTNQ XC72010 ¹⁴ CLG400ABX1645	
Part		I/O Pin Count	Available IOBs	LUT Elements	FlipFlops	Block RAMs	Ultra RAMs	DSPs	Gb Transceivers			
xc7z007sclg400-1		400	100	14400	28800	50	0	66	0	244		1 B
xc7z010clg400-1		400	100	17600	35200	60	0	80	0	66	, neud	
xc7z014sclg400-1		400	125	40600	81200	107	0	170	0	1025	Informat	ion
xc7z020clg400-1		400	125	53200	106400	140	0	220	0	-829	- W / WEEKE (W)	406-0

Vivado 2017.4 GUI



Vivado 2017.4 IDE





Logic Synthesis

- Synthesis of logic circuit (Mainly, sequential circuit) from RTL description
- Output: Netlist
- Netlist: Represents a set of logic elements such as primitive gates and flip-flops and their connections



Create HDL Source File

In "Sources", right clock "Design Sources", then click "Add Sources..." In "Add Sources", confirm "Add or create design sources", then "Next" In "Add or Create Design Sources", click "Create File" In "Create Source File", enter "hello_hw_top" to "File name:", then "OK" Back to "Add or Create Design Sources", then "Finish", "OK", and "Yes"





Write Your First HDL



First Hardware



Specify Constraint

- Pins (Location), and its direction(Input/Output), scandalization (LVDS, LVCMOS33,...)
- Download Digilent "Zybo-Z7-Master.xdc" from GitHub

https://github.com/Digilent/digilent-xdc/blob/master/Zybo-Z7-Master.xdc



Add Constraint File

Right click on "Constraints", and select "Add Sources..."

Make sure "Add or create constraints", then "Next"

In "Add or Create Constraints", click "Add Files", then load "Zybo-Z7-Master.xdc" from Digilent's GitHub repository, and "Finish"



Modify Constraint File



Do Logic Synthesis



Schematic View





RTL Simulation

- Confirm the designed circuit meets the required specifications (or not)
- Simulation model
 - Behavior of RTL description
 - Verify correctness of functions and operations
 - Synthesized netlist
 - Timing and delay of signal change based on the delay time of the assigned logic/memory element, analyze the state of signal transition with propagation delay
 - Allows analysis of power consumption
 - Post placement and routing netlist
 - Estimate wiring delay time and enable the most detailed timing /power analysis

Set Simulation Source

Make sure "Sources tab" is selected

Right click on "Simulation Sources", then select "Add Sources..."

In "Add Sources", confirm "Add or create simulation sources", then "Next"



Cont'd

In "Add or Create Simulation Sources", click "Create File"

In "Create Source File", enter "test_hello_hw_top" in "File name", then "OK", and "Finish"

 \sim

In Define module, just "OK"

Create Source File								
Create a new source file and add it to your project.								
<u>F</u> ile type:	🔞 Verilog	~						
F <u>i</u> le name:	test_hello_hw_top	\otimes						
Fil <u>e</u> location:	🛜 <local project="" to=""></local>	~						
?	ОК	Cancel						

Write TestBench



Run Behavioral Simulation



Simulation Level





Technology Mapping

- Assign the synthesized netlist to the logic elements of the FPGA
- Rewritable logic elements called LUT(Look-Up Table) are used



Place-and-Routing

- Assign LUT-based netlist to logical resources and routing resources on FPGA
- Generaly, after allocate logical resources and then perform routing



(a) LUT level netlist



Launch Place-and-Routing



Investigate FPGA Architecture



Programming

- The completed circuit is converted as bitstream (configuration data or program file) for programming the logical and wiring resources in the FPGA
- Send bitstream to the FPGA using the programmer
 - Direct writing by Joint Test Action Group (JTAG) to program nonvolatile memory (Flash, EEPROM)
 - Circuit configuration is erased due to power off or reset of FPGA
- After writing, the board can be started as a bootable unit



Setup Zybo-Z7 Board

- Make sure the FPGA board is not connect to your PC
- Set jumper pins as shown in Photograph
 - USB-power and JTAG mode
- Connect to the PC via mini-USB cable
- Turn on your FPGA board





Programming

- Click "Open target", then "Auto Connect"
- Next, click "Program device", then "Program"

	nected		, ₩ \$ 2 ≥	🖉 🗶 Dashboard 👻	
No hardware target is open.	Open target		HARDWARE MANAGER - Io	calhost/xilinx_tcf/Digilent/210351A7	7F8DA
Hardware	🔊 Auto Conne	ecttoj	There are no debug cor	res <u>Program device</u> Refresh devic	e
Q ≚ ≑ Ø ▶	Available T	gets → argets on Server → /lec2	Hardware	? _ 🗆 🖒 X	hell
	Open New	Target	Q 素 € ∅	▶ ≫ ■ ○	C:/F
	🝌 Program Device	1 ; time		×	
	Select a bitstream prog select a debug probes programming file.	ramming file and download it to file that corresponds to the debi	your hardware device. You can optionall ug cores contained in the bitstream	ly	
	Bitstre <u>a</u> m file:	C:/FPGA/lec2/hello_hw_1/hello	_hw_1.runs/impl_1/hello_hw_top.bit (8	
	Debu <u>q</u> probes file:				
	✓ Enable end of s	tartup check	Brogram	Cancel	

Welcome to HW world!



FPGA Configuration Methods



Processor Design Flow



Board File Definition File

- Constraint File & IP cores for specified board
- Zybo-Z7: https://github.com/Digilent/vivado-boards/archive/master.zip
- Unzip and store to C:/Xilinx/Vivado/2017.4/data/boards/board_files

(For Unix, it is located in "/opt/Xilinx/Vivado/2017.4/data/boards/board_files")

> PC > Local Disk (C:) > Xilinx > Vivado > 2017.4 > data > boards > board_files arty arty-a7-35 更新日時 名前 \sim 種類 arty-a7-100 Ζ li-imx274-mipi 2017/12/25 16:40 ファイル フォルダ arty-s7-25 1 ファイル フォルダ ultrazed_3eg_iocc 2017/02/15 0:18 arty-s7-50 * ファイル フォルダ arty-z7-10 ultrazed_3eg_iocc_es1 2017/06/22 22:16 * arty-z7-20 ultrazed_3eg_pciecc ファイル フォルタ 2017/02/15 0:18 basys3 * ultrazed_3eg_pciecc_es1 2017/06/22 22:16 ファイル フォルタ cmod_a7-15t * ultrazed_3eg_som 2017/02/15 0:18 ファイル フォルタ cmod_a7-35t ultrazed_3eg_som_es1 ファイル フォルタ 2017/06/22 22:16 cmod-s7-25 ファイル フォルダ xm105 2017/12/25 16:40 Recont cora-z7-07s ファイル フォルダ zc702 2017/12/25 16:32 cora-z7-10 zc706 2017/12/25 16:39 ファイル フォルダ genesys2 zcu102 2017/12/25 16:43 ファイル フォルダ nexys_video ファイル フォルタ nexys4 zed 2017/12/25 16:32 d Files WinRAR ZIP # nexys4_ddr 🔚 ultrazed_board_definition_files_v2017_... 2017/06/22 22:17 sword zedboard zybo zybo-z7-10 zybo-z7-20

Hello World on Zybo-Z7

- Output of "Hello World" with UART of PS section and software on CPU
- Main part is PS section, but first we will make hardware at Vivado
- After that, we will write Hello World software on SDK

Create Project

Run Vivado 2017.4

File->New Project, then "Next"

Specify project name "hello_world_1" and its location is "C:/FPGA/lec2_1" (For Unix, it is "/root/FPGA/lec2_1")

Select "RTL Project" with no sources and no

🝌 New Project	
Project Name Enter a name for yo	our project and specify a directory where the project data fi
<u>P</u> roject name:	hello_world_1
Project location:	C:/FPGA/lec2_1
Create project	ct subdirectory
Project will be cr	eated at: C:/FPGA/lec2_1/hello_world_1

Select Zybo-Z7

In "Default Part", select "Boards" tab, and select your Zybo! (Z7-10 or Z7-20)

Then, "Next" and "Finish"

🍌 New Project					
Default Part Choose a default Xilinx	part or board for your project. This	can be changed la	ter.		
Select: Parts Filter/ Preview	Boards				
Ve <u>n</u> dor:	All	~			
Display <u>N</u> ame:	All	~			
Board Re <u>v</u> :	Latest	~			
	Reset All Filters				
Search: Q-		~			
Display Name		Vendor	Board Rev	Part	I/O Pin Co
📓 Zybo Z7-10		digilentinc.com	B.2	xc7z010clg400-1	400
📓 Zybo Z7-20		digilentinc.com	B.2	xc7z020clg400-1	400
Avnet UltraZed-3	EG IO Carrier Card	em.avnet.com	1.0	xczu3eg-sfva625-1-i	625
Avnet UltraZed-3	EG PCIe Carrier Card	em avnet com	10	xczu3eo-sfva625-1-i	625 ×

Modern FPGA

- Processor System (PS) + Programmable Logic (PL)
- Hard macro IPs with dedicated IP (on PL) \rightarrow Short-time design



Source: Xilinx.com

IP Design

- The scale of the digital system increases day by day, the design-time is prolonged and the development cost is also increased
- Modules such as interface, control of peripheral devices, communication, encryption, compression, signal and image processing are common in many cases
 - Possible to reduce development time and cost problems by reusing them
- Commonable and reusable hardware library

 \rightarrow IP (Intellectual Property)

Launch IP Designer

Flow Navigator 😤 🚔 ? 🔔	PROJECT MANAGER - hello_world_1	
✓ PROJECT MANAGER	Sources	? _ 🗆 🖸
🔅 Settings		
Add Sources		
Language Templates	Design Sources	
	> 🚍 Constraints	
- P Catalog	V Simulation Sources	
	🔥 Create Block Design	×
✓ IP INTEGRATOR		
Create Block Design	Please specify name of block design.	
Open Block Design		
Generate Block Design	Design name: design_1	\otimes
	Directory: So <local project="" to=""></local>	~
Run Simulation	Specify source set: 📄 Design Sources	· .
✓ RTL ANALYSIS	ОК Са	ncel
> Open Elaborated Design		E
		\leftarrow \rightarrow

Select Zynq PS

- Click "+" button and select "ZYNQ7", then ZYNQ IP core is placed to BLOCK DESIGN Editor
- Click "Run Block Automation", and make sure "Apply Board Preset" is checked, then "OK"



View Re-customize IP

Right click on "ZYNQ" block and select "Customize Block ...", then we can modify the settings (However, these have already been specified by BDF)



Valid Design

- Right click on empty space, and select "Validate Design"
- This tutorial meets critical error

À Critical Messages	×	
There was one error message while validating this design. Messages	processing_system7_0	
[BD 41-758] The following clock pins are not connected to a valid clo /processing_system7_0/M_AXI_GP0_ACLK		FIXED_IO + FIXED_IO USBIND_0 + M_AXI_GP0 + FCLK_CLK0 Ctrl+E Delete ng System
OK <u>O</u> pen	Messages Vie	Ctrl+C Ctrl+V Ctrl+F
	Image: Select All + Add IP Add Mod IP Settin Image: Select All I	UI Ctrl+A Ctrl+I dule igs Design F6
	Create H Create C	Hierarchy Comment

Re-use PL Fabric Clocks

• PS generates 50MHz clock signal to control PL

À Re-customize IP					;	× + 막 윤 명 연 약 랴
ZYNQ7 Processing S	ystem (5.5)					
Ocumentation Ocumentation	esets 📄 IP Location 🚳 Import 3	KPS Settings				
Page Navigator –	Clock Configuration				Summary Report	
Zynq Block Design	Basic Clocking Advanced C	locking				
PS-PL Configuration	Input Frequency (MHz) 33.3333	33 🚫 CP	U Clock Ratio 6:2:1	~		
Peripheral I/O Pins	← Q ≚ ≑ 4		DDR + DDR			
MIO Configuration	Search: Q-					
Clock Configuration	Component	Clock Source	Requested Frequ	Actual Frequency(Range(MHz)	K ZYNQ. USBIND_0 + M_AXI_GP0 +
DDR Configuration	> IO Peripheral Clocks					
SMC Timing Calculatio	 PL Fabric Clocks 					NQ7 Processing System
omo mining calculato	FCLK_CLK0	IO PLL 🗸 🗸	50 🛞	50.000000	0.100000 : 250.000000	
Interrupts	FCLK_CLK1	IO PLL	50	10.000000	0.100000 : 250.000000	
	FCLK_CLK2	IO PLL	50	10.000000	0.100000 : 250.000000	
	FCLK_CLK3	IO PLL	50	10.000000	0.100000 : 250.000000	
	> Out an Dature Olaria					

Connect Clock Sources

Drag "FCLK_CLKO" and drop to "M_AXI_GPO_ACLK", then it automatically connect them

Validate design again, then there are no errors



Generate HDL Files

To re-use HDL design flow, do following steps:

1. Right-click on "design_1", and select "Generate Output Products...", then "Generate"

2. Again, Right-click on "design_1", and select "Create HDL Wrapper...", then "OK"



Synthesis Hardware and Export

- Click "Generate Bitstream", then "Yes" and "OK"
- Wait few minutes...
 - FPGA design tool do logic synthesis, place-and-routing, and generating bitstream
- After finish bitstream generation, then "Cancel"
- In "Menu", select "File" and "Export", then "Export Hardware"
- Check "Include bitstream", then "OK"



We are Here...

- Hardware (Processor) has already generated, however, there are no software on the RAM
 - HDF: Hardware definition file (Bitstream + Memory I/O map)
- Write software and compile it, then execute



Launch SDK

In Vivado, "Menu" -> "File" -> "Launch SDK" -> "OK"

Note: If you meet Visual C++ Runtime trouble, see https://forums.xilinx.com/t5/Installation-and-Licensing/Vivado-Xilinx-SDK-Error-Incorrect-Visual-C-Version/td-p/442628

-> Rename C:/Xilinx/SDK/2017.4/tips/win64/vcredist_x64.exe

(and xvcredist.ext both)



SDK Launched with designed HW



Make Project

In "Menu", "New" ->

"Application Project"

Set project name "HelloWorld"

OS: Standalone (default)

Hardware: (default)

Processor: ps7_cortexa9_0

Language: C

Board Support Package (BSP):

HelloWorld_bsp

(It is a library collection for your HW)

🛚 New Project			_		×
Application Project Create a managed mak	e application project.				G
Project name: HelloW	/orld				
Use default locatio	n				
Location: C:¥FPGA¥le	c2_1¥hello_world_1¥h	ello_world_	1.sdk¥HelloWork	Browse	
Choose file :	system: default 🗸				
OS Platform: standa	lone				\sim
Target Hardware					
Hardware Platform:	0	∼ Ne	w		
Processor:	ps7_cortexa9_0				\sim
Target Software					
Language:					
Compiler:	32-bit	\sim			
Hypervisor Guest:	N/A	\sim			
Board Support Packa	ge: 💿 Create New	HelloWorl	d_bsp		
	○ Use existing				\sim
?	< Back	lext >	Finish	Cance	el

Check Source Code

"helloworld.c" has already been registered to a project



Environment Setup

Connect the Zybo to the PC, then turn-on power switch

In "Menu", "Xilinx" -> "Program FPGA", then "Program"

• Hardware is configured until you turn-off power

In SDK log, if "FPGA configured successfully..." is showed, then go to the next slide, otherwise, turn-off and turn-on power, then try to "Program" again



Environment Setup & Run

Connect the Zybo to the PC

Run Terminal software (e.g. Tera Term for Windows, gtkterm for Unix)

Connect "USB Serial Port" with 115200 bps

Select "HelloWorld" project in the Project Explorer, then, in "Menu", "Run As" -> "Launch on Hardware (System Debugger)"



Welcome to SW World!



Exercise

- 1. (Mandatory) Execute the HDL design with following this tutorial, and "hello world" software tutorial. Then, send the source code and screen shot of your execution situation by a PDF.
 - If you meet any troubles, don't hesitate to contact me.
 - nakahara@ict.e.titech.ac.jp
- Deadline is 10th, July, 2020 JST PM13:20
- (At the beginning of the next lecture)