

Oct 20, 18 12:48

code.txt

Page 1/4

```

file name: mipscore.v
1  /*****
2  /* Sample Verilog HDL Code for CSC.T363 Computer Architecture           Arch Lab. TOKYO TECH */
3  /*****
4  `include "define.v"
5  /*****
6  /* MipsCore: 32bit-MIPS 5-stage pipelining processor
7  /*****
8  module MIPSORE(CLK, RST_X, STALL, STAT, I_ADDR, I_IN, D_ADDR, D_IN, D_OUT, D_OE, D_WE, IO_IN);
9  input wire CLK, RST_X, STALL;
10 output reg [2:0] STAT;
11 output wire ['ADDR] I_ADDR, D_ADDR;
12 input wire [31:0] I_IN, D_IN, IO_IN;
13 output wire [31:0] D_OUT;
14 output wire [3:0] D_WE;
15 output wire D_OE;
16
17 reg ['ADDR] pc; // program counter
18 assign I_ADDR = pc;
19 /*****
20 reg ['ADDR] Ifid_npc; // IF-ID pipeline reg: next pc, pc + 4
21 reg [31:0] Ifid_ir; // IF-ID pipeline reg: instruction
22
23 reg ['ADDR] IdEx_npc; // ID-EX pipeline reg: next pc, pc + 4
24 reg [31:0] IdEx_rrs; // ID-EX pipeline reg: fetched operand of R[rs]
25 reg [31:0] IdEx_rrt; // ID-EX pipeline reg: fetched operand of R[rt]
26 reg [4:0] IdEx_dst; // ID-EX pipeline reg: decoded destination reg number
27 reg [31:0] IdEx_ir; // ID-EX pipeline reg: instruction
28 reg ['OPNT] IdEx_opn; // ID-EX pipeline reg: decoded operation ID
29 reg ['ATTR] IdEx_attr; // ID-EX pipeline reg: decoded instruction attribute
30
31 reg [4:0] ExMa_dst; // EX-MA pipeline reg: decoded destination reg number
32 reg [31:0] ExMa_rrs; // EX-MA pipeline reg: execution result
33 reg [3:0] ExMa_mwe; // EX-MA pipeline reg: mem write enable
34 reg ExMa_oe; // EX-MA pipeline reg: data memory output enable
35 reg [4:0] ExMa_lds; // EX-MA pipeline reg: load selector
36 reg [31:0] ExMa_std; // EX-MA pipeline reg: store data
37
38 reg [4:0] MaWb_dst; // MA-WB pipeline reg: decoded destination reg number
39 reg [31:0] MaWb_rslt; // MA-WB pipeline reg: execution result
40
41 /*****
42 reg ['ADDR] IdTPC; // wire, calculated branch Taken address (Taken Program Counter)
43 reg IdC; // wire, Calculated branch result, Branch Taken or Untaken
44 reg IdB; // wire, branch/jump instruction ?
45 wire [31:0] MaRSLT; // wire, execution result on MA stage
46 wire bstall; // stall signal by branch instruction
47 wire PSTALL = STALL; // pipeline stall
48
49 /*****
50 /* Stage 1 : IF, instruction fetch
51 /*****
52 wire ['ADDR] IFNPC = pc + 4;
53
54 always @(posedge CLK) begin // update program counter
55 if(!RST_X) pc <= 0;
56 else if(!PSTALL && !bstall) pc <= (IdC) ? IdTPC : IfNPC; // If branch taken, uses taken PC
57 end
58
59 always @(posedge CLK) begin // update pipeline registers
60 if(!RST_X) {Ifid_npc, Ifid_ir} <= 0;
61 else if(!PSTALL && !bstall) begin
62 Ifid_npc <= IFNPC;
63 Ifid_ir <= I_IN; // if branch taken then NOP else instruction from imem.
64 end
65 end
66
67 /*****
68 /* Stage 2 : ID, instruction decode & operand fetch
69 /*****
70 wire [5:0] IdOP = Ifid_ir[31:26]; // opcode field of instruction
71 wire [4:0] IdRS = Ifid_ir[25:21]; // rs field of instruction
72 wire [4:0] IdRT = Ifid_ir[20:16]; // rt field of instruction
73 wire [4:0] IdRD = Ifid_ir[15:11]; // rd field of instruction
74 wire [5:0] IdFCT = Ifid_ir[5:0]; // funct field of instruction
75 wire [31:0] IdRRS, IdRRT; // register value of rs and rt
76
77 assign bstall = IdB &&
78 ((IdRS!=0 && (IdRS==IdEx_dst || IdRS==ExMa_dst)) ||
79 (IdRT!=0 && (IdRT==IdEx_dst || IdRT==ExMa_dst))); // branch stall
80
81 GPR gpr(.CLK(CLK), .REGNUM0(IdRS), .REGNUM1(IdRT), .DOUT0(IdRRS), .DOUT1(IdRRT), // register file
82 .REGNUM2(ExMa_dst), .DINO(MaRSLT), .WEO(!PSTALL));
83
84 reg [6:0] IdOPN; // instruction operation number (unique operation ID)
85 reg [4:0] IdDST; // destination register
86 reg ['ATTR] IdATTR; // instruction attribute

```

Saturday October 20, 2018

Oct 20, 18 12:48

code.txt

Page 2/4

```

87 always @(Ifid_ir) begin
88 IdOPN = 'ERROR____;
89 IdDST = 0;
90 IdATTR = 0;
91 case (IdOP) // OP
92 6'h00: case (IdFCT) // FUNCT
93 6'h00: begin IdOPN='SLL____; IdDST='NOP____; IdDST=IdRD; end
94 6'h02: begin IdOPN='SRL____; IdDST=IdRD; end
95 6'h03: begin IdOPN='SRA____; IdDST=IdRD; end
96 6'h04: begin IdOPN='SLLV____; IdDST=IdRD; end
97 6'h06: begin IdOPN='SRLV____; IdDST=IdRD; end
98 6'h07: begin IdOPN='SRAV____; IdDST=IdRD; end
99 6'h08: begin IdOPN='JR____; IdDST=0; end
100 6'h09: begin IdOPN='JALR____; IdDST=31; end
101 6'h20: begin IdOPN='ADD____; IdDST=IdRD; end
102 6'h21: begin IdOPN='ADDU____; IdDST=IdRD; end
103 6'h22: begin IdOPN='SUB____; IdDST=IdRD; end
104 6'h23: begin IdOPN='SUBU____; IdDST=IdRD; end
105 6'h24: begin IdOPN='AND____; IdDST=IdRD; end
106 6'h25: begin IdOPN='OR____; IdDST=IdRD; end
107 6'h26: begin IdOPN='XOR____; IdDST=IdRD; end
108 6'h27: begin IdOPN='NOR____; IdDST=IdRD; end
109 6'h2a: begin IdOPN='SLT____; IdDST=IdRD; end
110 6'h2b: begin IdOPN='SLTU____; IdDST=IdRD; end
111 endcase
112 6'h01: case (IdRT)
113 5'h00: begin IdOPN='BLTZ____; IdDST=0; end
114 5'h01: begin IdOPN='BGEZ____; IdDST=0; end
115 endcase
116 6'h02: begin IdOPN='J____; IdDST=0; end
117 6'h03: begin IdOPN='JAL____; IdDST=31; end
118 6'h04: begin IdOPN='BEQ____; IdDST=0; end
119 6'h05: begin IdOPN='BNE____; IdDST=0; end
120 6'h06: begin IdOPN='BLEZ____; IdDST=0; end
121 6'h07: begin IdOPN='BGTZ____; IdDST=0; end
122 6'h08: begin IdOPN='ADDI____; IdDST=IdRT; end
123 6'h09: begin IdOPN='ADDIU____; IdDST=IdRT; end
124 6'h0a: begin IdOPN='SLTI____; IdDST=IdRT; end
125 6'h0b: begin IdOPN='SLTIU____; IdDST=IdRT; end
126 6'h0c: begin IdOPN='ANDI____; IdDST=IdRT; end
127 6'h0d: begin IdOPN='ORI____; IdDST=IdRT; end
128 6'h0e: begin IdOPN='XORI____; IdDST=IdRT; end
129 6'h0f: begin IdOPN='LUI____; IdDST=IdRT; end
130 6'h23: begin IdOPN='LW____; IdDST=IdRT; IdATTR='LD_4B; end
131 6'h2b: begin IdOPN='SW____; IdDST=0; IdATTR='ST_4B; end
132 endcase
133 end
134
135 wire ['ADDR] IdBPC = Ifid_npc + ({16{Ifid_ir[15]}}, Ifid_ir[15:0]) << 2;
136 always @(*) begin // branch & jump resolution unit
137 {IdTPC, IdC, IdB} = 0;
138 case (IdOP)
139 6'h04: begin IdB=1; IdTPC = IdBPC; IdC = (IdRRS == IdRRT); end // BEQ
140 6'h05: begin IdB=1; IdTPC = IdBPC; IdC = (IdRRS != IdRRT); end // BNE
141 6'h06: begin IdB=1; IdTPC = IdBPC; IdC = ( IdRRS[31] || (IdRRS==0)); end // BLEZ
142 6'h07: begin IdB=1; IdTPC = IdBPC; IdC = (~IdRRS[31] && (IdRRS!=0)); end // BGTZ
143 6'h01: begin IdB=1; IdTPC = IdBPC; IdC = (IdRT) ? ~IdRRS[31] : IdRRS[31]; end // BGEZ,BLTZ
144 6'h02: begin IdB=1; IdTPC = {Ifid_npc[31:28], Ifid_ir[25:0], 2'b0}; IdC=1; end // J
145 6'h03: begin IdB=1; IdTPC = {Ifid_npc[31:28], Ifid_ir[25:0], 2'b0}; IdC=1; end // JAL
146 6'h00: if (IdFCT==6'h08) begin IdB=1; IdTPC = IdRRS; IdC = 1; end // JR
147 else if (IdFCT==6'h09) begin IdB=1; IdTPC = IdRRS; IdC = 1; end // JALR
148 endcase
149 end
150
151 always @(posedge CLK) begin // update pipeline registers
152 if(!RST_X) {IdEx_npc, IdEx_rrs, IdEx_rrt, IdEx_dst, IdEx_ir, IdEx_opn, IdEx_attr} <= 0;
153 else if(!PSTALL) begin
154 IdEx_npc <= (bstall) ? 0 : Ifid_npc;
155 IdEx_rrs <= (bstall) ? 0 : IdRRS; // data from general-purpose register file
156 IdEx_rrt <= (bstall) ? 0 : IdRRT; // data from general-purpose register file
157 IdEx_dst <= (bstall) ? 0 : IdDST;
158 IdEx_ir <= (bstall) ? 0 : Ifid_ir;
159 IdEx_opn <= (bstall) ? 0 : IdOPN;
160 IdEx_attr <= (bstall) ? 0 : IdATTR;
161 end
162 end
163
164 /*****
165 /* Stage 3 : EX, execute & address generation for LD/ST
166 /*****
167 wire [31:0] RRS_U, RRT_U; // output of data forwarding unit
168 wire signed [31:0] RRS_S = RRS_U; // signed wire
169 wire signed [31:0] RRT_S = RRT_U; // signed wire
170 wire [4:0] SHAMT = IdEx_ir[10:6]; // Shift amount
171 wire [15:0] IMM = IdEx_ir[15:0]; // Immediate
172 wire [31:0] SET32I = {16{IMM[15]}}, IMM; // Sign Extended Imm.
173 wire ['ADDR] SETADI = SET32I['ADDR] << 2; // shifted immediate of address bit width
174 wire ['ADDR] JADDR = IdEx_ir['ADDR] << 2; // Juma address

```

code.txt

1/2

Oct 20, 18 12:48

code.txt

Page 3/4

```

175 wire      ['ADDR] ExA = RRS_U['ADDR] + SET32I['ADDR]; // mem address of LD/ST
176 reg      [31:0] ExRSLT; // execution result
177 reg      [3:0] ExWE; // memory write enable vector
178
179 FORWARDING frs(.SRC(IdEx_ir[25:21]), .DINO(IdEx_rrs), .DOUT(RRS_U),
180              .DST1(ExMa_dst), .DIN1(ExMa_rslt), .DST2(MaWb_dst), .DIN2(MaWb_rslt));
181 FORWARDING frt(.SRC(IdEx_ir[20:16]), .DINO(IdEx_rrt), .DOUT(RRT_U),
182              .DST1(ExMa_dst), .DIN1(ExMa_rslt), .DST2(MaWb_dst), .DIN2(MaWb_rslt));
183
184 always @(*) begin
185     {ExRSLT, ExWE} = 0;
186     case ( IdEx_opn )
187     'ADD_____ : begin ExRSLT = RRS_U + RRT_U; end
188     'ADDI_____ : begin ExRSLT = RRS_U + SET32I; end
189     'ADDU_____ : begin ExRSLT = RRS_U + SET32I; end
190     'SUB_____ : begin ExRSLT = RRS_U + RRT_U; end
191     'SUBU_____ : begin ExRSLT = RRS_U - RRT_U; end
192     'AND_____ : begin ExRSLT = RRS_U & RRT_U; end
193     'ANDI_____ : begin ExRSLT = RRS_U & {16'h0, IMM}; end
194     'NOR_____ : begin ExRSLT = ~(RRS_U | RRT_U); end
195     'OR_____ : begin ExRSLT = RRS_U | RRT_U; end
196     'ORI_____ : begin ExRSLT = RRS_U | {16'h0, IMM}; end
197     'XOR_____ : begin ExRSLT = RRS_U ^ RRT_U; end
198     'XORI_____ : begin ExRSLT = RRS_U ^ {16'h0, IMM}; end
199     'SLL_____ : begin ExRSLT = RRT_U << SHAMT; end
200     'SRL_____ : begin ExRSLT = RRT_U >> SHAMT; end
201     'SRA_____ : begin ExRSLT = RRT_S >>> SHAMT; end
202     'SLLV_____ : begin ExRSLT = RRT_U << RRS_U[4:0]; end
203     'SRLV_____ : begin ExRSLT = RRT_U >> RRS_U[4:0]; end
204     'SRAV_____ : begin ExRSLT = RRT_S >>> RRS_U[4:0]; end
205     'SLT_____ : begin ExRSLT = (RRS_U[31] ^ RRT_U[31]) ? RRS_U[31] : (RRS_U < RRT_U); end
206     'SLTU_____ : begin ExRSLT = (RRS_U[31] ^ IMM[15]) ? RRS_U[31] : (RRS_U < SET32I); end
207     'SLTIU_____ : begin ExRSLT = (RRS_U < SET32I); end
208     'SLTU_____ : begin ExRSLT = (RRS_U < RRT_U); end
209     'JAL_____ : begin ExRSLT = IdEx_npc + 4; end
210     'JALR_____ : begin ExRSLT = IdEx_npc + 4; end
211     'LUI_____ : begin ExRSLT = {IMM, 16'h0}; end
212     'LW_____ : begin ExRSLT = {ExA[31:2], 2'b00}; end
213     'SW_____ : begin ExRSLT = {ExA[31:2], 2'b00}; ExWE = 4'b1111; end
214     'SW_____ : begin ExRSLT = {ExA[31:2], 2'b00}; ExWE = 4'b1111; end
215     endcase
216 end
217
218 always @(posedge CLK) begin // update pipeline registers
219     if(!RST_X) {ExMa_rslt, ExMa_dst, ExMa_mwe, ExMa_oe, ExMa_lds, ExMa_std} <= 0;
220     else if(!PSTALL) begin
221         ExMa_rslt <= ExRSLT;
222         ExMa_dst <= IdEx_dst;
223         ExMa_std <= RRT_U;
224         ExMa_mwe <= ExWE;
225         ExMa_oe <= (IdEx_attr & 'LDST_ANY) ? 1 : 0;
226         ExMa_lds <= (IdEx_opn=='LW_____') ? 1 : 0;
227     end
228 end
229
230 /******
231 /* Stage 4 : MA, memory access for LD/ST */
232 /******
233 assign D_ADDR = (ExMa_oe) ? ExMa_rslt : 0;
234 assign D_OUT = (ExMa_oe) ? ExMa_std : 0;
235 assign D_WE = (ExMa_oe && !PSTALL) ? ExMa_mwe : 0;
236 assign D_OE = ExMa_oe;
237
238 // wire [31:0] MaLD = (ExMa_rslt[23]) ? IO_IN : D_IN; // use I/O input if the high address
239 wire [31:0] MaLD = D_IN; // This edition does not use I/O.
240 wire [31:0] MaLDD = MaLD >> (8*ExMa_rslt[1:0]); // loaded data, align data here
241
242 assign MaRSLT = (ExMa_lds) ? MaLDD : ExMa_rslt;
243
244 always @(posedge CLK) begin // update pipeline registers
245     if(!RST_X) {MaWb_rslt, MaWb_dst} <= 0;
246     else if(!PSTALL) begin
247         MaWb_rslt <= MaRSLT;
248         MaWb_dst <= ExMa_dst;
249     end
250 end
251
252 /* Update STATUS_LED (ERROR_LED) */
253 /******
254 wire ['OPNT] ExOPN = IdEx_opn;
255 always @(posedge CLK) begin
256     if(!RST_X) STAT <= 0;
257     else if(!PSTALL) begin
258         if(IdOPN=='ERROR_____') STAT[0] <= 1; // instruction decode error!
259         if((ExOPN=='LW_____') || ExOPN=='SW_____') && ExA[1:0]!=0)
260             STAT[1] <= 1; // memory access alignment error!
261     end
262 end

```

Saturday October 20, 2018

Oct 20, 18 12:48

code.txt

Page 4/4

```

263 endmodule
264
265 /******
266 /* 32bitx32 2R/1W General Purpose Registers (Register File) */
267 /******
268 module GPR(CLK, REGNUM0, REGNUM1, REGNUM2, DINO, WE0, DOUT0, DOUT1);
269     input wire CLK;
270     input wire [4:0] REGNUM0, REGNUM1, REGNUM2;
271     input wire [31:0] DINO;
272     input wire WE0;
273     output reg [31:0] DOUT0, DOUT1;
274
275     reg [31:0] r[0:31];
276
277     always @(negedge CLK) DOUT0 <= (REGNUM0==0) ? 0 : r[REGNUM0];
278     always @(negedge CLK) DOUT1 <= (REGNUM1==0) ? 0 : r[REGNUM1];
279     always @(posedge CLK) if(WE0) r[REGNUM2] <= DINO;
280 endmodule
281
282 /***** data forwarding unit *****/
283 /******
284 module FORWARDING(SRC, DINO, DST1, DIN1, DST2, DIN2, DOUT);
285     input wire [4:0] SRC, DST1, DST2; // register number
286     input wire [31:0] DINO, DIN1, DIN2; // 32bit value
287     output wire [31:0] DOUT; // 32bit data output
288
289     assign DOUT = (SRC!=0 && DST1==SRC) ? DIN1 : (SRC!=0 && DST2==SRC) ? DIN2 : DINO;
290 endmodule
291 /******

```

code.txt

2/2