

RF Devices and RF Circuit Design for Digital Communication

Agenda

- Fundamentals of RF Circuits
- Transmission Line
- Reflection Coefficient & Smith Chart
- Impedance Matching
- S-matrix Representation
- Amplifiers & Unilateral Gain
- RF Devices
- Digital RF

2009/07/03

Wireless Communication Engineering I

1

- Fundamentals of RF Circuits
 - **Lumped-element** circuits: $\lambda \gg L$, L is a typical length of device.
e.g. $\lambda = 30$ cm for $f = 1$ GHz
 - **Distributed-element** circuits: $\lambda \sim L$
Lead Line becomes a coil and/or capacitance.

Historically **Rayleigh** analyzed an undersea cable based on distributed circuit concept.

→ **Image Impedance and Propagation Constant**

2009/07/03

Wireless Communication Engineering I

2

– Basic distributed element: **Transmission Line**

F-matrix of Transmission Line

$$F = \begin{bmatrix} \cos \theta & jZ_0 \sin \theta \\ j \sin \theta / Z_0 & \cos \theta \end{bmatrix}$$

Z_0 : Characteristic impedance of Transmission Line

θ : Phase delay $(= \beta \ell = \omega \sqrt{\epsilon \mu} \ell = \omega \ell / v)$

ℓ : length

v : velocity

2009/07/03


Wireless Communication Engineering I

3

Transmission Line




Inductance, Capacitance,
Filter, Impedance Transformer




Short-end

Open-end


Impedance Inverter : $Z_L \Rightarrow Z_{in}$



Shunt to Series Connection



Equivalent Circuit of Transmission Line by Foster Expansion



A Series Connection of Parallel Resonance Circuits

2009/07/03

Wireless Communication Engineering I

8

- Short (Open) - circuited load: → Reactance element
 $X_{in} = Z_0 \tan \theta$: short-circuited load


$0 < \theta < \pi/2$: Inductance
 $\theta \approx \pi/2$: Parallel resonance circuit
 $\pi/2 < \theta < \pi$: Capacitance

- Stub
- Quarter-wavelength Transformer
- Matching coating lense

2009/07/03

Wireless Communication Engineering I

9



Short-terminated Line

2009/07/03

Wireless Communication Engineering I

10

- Reflection coefficient (Γ) and Load Impedance (Z_L)

$$\Gamma = \frac{Z_L - Z_0}{Z_L + Z_0} : \text{Bilinear mapping}$$

Z_0 : reference characteristic impedance


Circle to Circle Mapping
(Moebius Transform)

2009/07/03

Wireless Communication Engineering I

11

Smith Chart



$\text{Re}(Z_L) > 0 : |\Gamma| < 1$ (Passive)

$\text{Re}(Z_L) = 0 : |\Gamma| = 1$ (Lossless)

Reflection type phase modulator

$\text{Re}(Z_L) < 0 : |\Gamma| > 1$ (Active)

Reflection type amplifier

• Voltage Standing Wave Ratio (VSWR) ≥ 1

$$\text{VSWR} = \frac{V_{\max}}{V_{\min}} = \frac{V_i + V_r}{V_i - V_r}$$

$$|\Gamma| = \frac{V_r}{V_i} = \frac{\text{VSWR} - 1}{\text{VSWR} + 1}$$

V_i : incident wave

V_r : reflected wave

• Special Terminations / Circuits

– Matched load: ($Z_L = Z_0$) $\rightarrow \Gamma = 0$, No reflection

– Smith-chart and its usage


- Smith-chart (Bell Lab. 1950's)

$$Z_{\text{in}} = Z_0 \frac{Z_L + jZ_0 \tan \theta}{Z_0 + jZ_L \tan \theta}$$

$$Z_L \rightarrow \tilde{Z}_L = \frac{Z_L}{Z_0} \rightarrow \Gamma_L = \frac{\tilde{Z}_L - 1}{\tilde{Z}_L + 1} \rightarrow$$

$$\Gamma_{\text{in}} = \Gamma_L \exp^{-j2\theta} \rightarrow \tilde{Z}_{\text{in}} = \frac{1 + \Gamma_{\text{in}}}{1 - \Gamma_{\text{in}}} \rightarrow Z_{\text{in}}$$


Impedance Transforming



2009/07/03

Wireless Communication Engineering I

16





Smith Chart

2009/07/03

Wireless Communication Engineering I

17

- How to use Smith-chart
 - Matching Circuit Design



Single-stub Matching

2009/07/03

Wireless Communication Engineering I

18


– Microstrip Line

- Effective permittivity and guided wavelength
- Characteristic Impedance
- Several notes : Finite conductor thickness

2009/07/03

Wireless Communication Engineering I

19



Microstrip Line (Effective Permittivity)


2009/07/03

Wireless Communication Engineering I

20

Coaxial Line

$$Z_0 = \frac{138}{\sqrt{\epsilon_r}} \log \frac{b}{a}$$




2009/07/03

Wireless Communication Engineering I

21

Pair-cable Line


$$Z_0 = 120 \cosh^{-1} \left(\frac{b}{a} \right)$$




2009/07/03

Wireless Communication Engineering I

22



Slot Line



Meta Material


- Right-Hand Transmission Line
- Left-Hand Transmission Line
- Composite RH/LH Transmission Line
- Compact Directional Coupler
- Super-Lense

2009/07/03


Wireless Communication Engineering I

25

Left-Handed: Phase velocity and group velocity are in opposite directions.




Transmission Line Applications





Realization by periodic structure

Left-Handed Metamaterial: Miniaturization, but Narrow Bandwidth


Antenna Applications



Mutual Coupling between Antennas



Mutual coupling reduction between two dipole antennas using CRLH parasitic elements are clarified.



To achieve the isolation for neighboring frequencies with maintaining impedance matching

Arrangement of CRLH parasitic element

2009/07/03

Wireless Communication Engineering I


26

2009/07/03

Wireless Communication Engineering I


27

Mutual Coupling Reduction Using CRLH Parasitic Element 11



When CRLH parasitic element is used, the value of S_{21} decreases sharply at around 750 MHz due to band rejection frequency of CRLH parasitic element.


Near Field Distributions at 750 MHz



Electric field distribution spreads from 720 MHz dipole to 750 MHz dipole without parasitic element.


Electric field distribution concentrates around 720 MHz dipole with parasitic element.

Radiation Patterns at 720 MHz



Little effect due to arrangement of parasitic element

Radiation Patterns at 750 MHz



Radiation reduces in direction to parasitic element.

• S-parameter and RF Circuit Design

– S-parameter (1950's ← Nuclear Physics)

voltage, current → incident wave, reflected wave

impedance → reflection coefficient

impedance matrix → scattering matrix, $[S]$

For **lossless** circuit, **S-matrix** = **Unitary Matrix**

For **lossy** circuit, $S^\dagger S \leq I$ **Para-unitary**

For **Reciprocal** circuit, S-matrix = **Symmetric** matrix

SVD (Singular Value Decomposition)

$$S = U^\dagger D V \quad (\text{Youla})$$

U, V : Unitary matrix (Lossless Circuit)


D : Diagonal Matrix (→ Isolated n -port circuit)

$$D = \text{Diag}[\lambda_1, \dots, \lambda_n]$$

$\lambda_i < 1 \quad \rightarrow \text{resistance}$

$\lambda_i > 1 \quad \rightarrow \text{negative resistance}$

Generalization of Darlington realization



– Basics of RF Circuit Design


• Impedance Matching Circuits

$$Z_g = Z_L^*$$

Z_g : Generator Impedance

Z_L : Load Impedance

Conjugate Matching



Unilateral Transducer Gain G_{TU}

(For the case, $S_{12} = 0$ Reverse transfer coefficient from output to input)


$$\text{FET } S\text{-parameter} \begin{vmatrix} S_{11} & S_{12} \\ S_{21} & S_{22} \end{vmatrix}$$

$$G_{TU} = \frac{(1 - |\Gamma_s|^2)}{|1 - S_{11}\Gamma_s|^2} \cdot |S_{21}|^2 \cdot \frac{(1 - |\Gamma_L|^2)}{|1 - S_{22}\Gamma_L|^2}$$


$$= G_s \cdot G_0 \cdot G_L$$

$$G_{TU, \max} = \frac{1}{1 - |S_{11}|^2} \cdot |S_{21}|^2 \cdot \frac{1}{1 - |S_{22}|^2}$$

Input and Output Matching Circuit



Unilateral Gain U : Mason's Invariant



Unilateralization of a two-port network

2009/07/03

Wireless Communication Engineering I

40

Circuit Invariant

- Unilateral Gain (U)
- Maximum Available Gain (MAG)
- Noise Measure (M)
- 2-state diode (m , Q)
- Circulator Invariant (α)
- Directional Coupler Invariant (K)

2009/07/03

Wireless Communication Engineering I

41

2-state device

- On-state impedance Z_1 , Off-state impedance Z_2
- $M = |Z_1 - Z_2| / |Z_1 + Z_2^*| \Rightarrow$ Invariant w.r.t. Lossless 2port connection
- $M = |\Gamma_1 - \Gamma_2| / |1 - \Gamma_1 \Gamma_2^*| \Rightarrow$ Optimum BPSK Direct Modulation Design

2009/07/03

Wireless Communication Engineering I

42

• RF Devices

– Passive Components / Circuits

• Reactance Elements

- Distributed-element:
Open-stub, Short-stub, Line Gap
Wide Line, Narrow Line
- Lumped-element:
Spiral Inductor, Gap Capacitor, Thin Film Capacitor

2009/07/03

Wireless Communication Engineering I

43

Attenuators:

Thin Film Resistor

- **Impedance Transformers:**

Quarter-wavelength Impedance Transformer

$$Z_{in} = \frac{Z_0^2}{Z_L}$$

- **Resonator:**

- Lumped Element Type
- Microstrip Line Type
- Dielectric Resonator Type (Good Ceramic)

– Distributing Components / Circuits


- Directional Coupler:

Power Monitor, Balanced Type Modulator / Amplifier / Mixer

Lossless reciprocal matched two-fold symmetry 4-port

→ **Perfect Directional Coupler with 90deg. Phase Difference**

- Coupled Line Type
- Inter-digital Type
- Branch Line Type
- Rat-race Type



Branch-line Coupler

- **Power Divider / Combiner:**

Perfect Matching + Perfect Isolation → Absorbing Resistance


- **Filter**

- Low Pass Filter (LPF):
L, C Ladder Filter
- Band Pass Filter (BPF):
Half-wavelength transmission line resonator
- Band Stop Filter (BSF):

- **Transmission Scheme and RF Circuits**

Objectives: Low Power Consumption,
Higher Frequency, Small Size,
Low Weight


Block diagram of Transceiver



- Basic configuration of RF Circuits: Super-Heterodyne

Mixer: Up-conversion Down-conversion
Amplifier: Power Amp. (TX) Low Noise Amp. (RX)
Oscillator: Local Oscillator
Filter: LPF, BPF

TX Level Diagram




2009/07/03

Wireless Communication Engineering I

52

RX Level Diagram



2009/07/03

Wireless Communication Engineering I

53

Digital RF Circuits


- RF-CMOS Technology
- Analog Signal Processing & Digital Signal Processing
- Continuous Time & Discrete Time
- Direct Conversion & Sampling
- Built-in RF Self Test & Calibration

2009/07/03

Wireless Communication Engineering I

54

Typical Cell-Phone Block Diagram




Area and cost must be reduced → integrate !

2009/07/03

Wireless Communication Engineering I


55

SoC Drives Cost Reduction




- ◆ SoC Integration Includes:
 - ❖ Digital baseband
 - ❖ SRAM
 - ❖ Power management
 - ❖ Analog
 - ❖ RF
 - ❖ Processors & Software
- ◆ The DRP technology enables digital implementation of traditional analog RF functions in standard CMOS
- ◆ Most advanced process technology used to maximize integration while minimizing cost
 - ❖ 90nm (shipping)
 - ❖ 65nm (mature design)
 - ❖ 45nm and beyond (preliminary)

DRP/SoC Proven Across Many Products




Analog RF Challenges in DSM CMOS




- Power supply voltage overhead – must scale to ~1Volt
- Passives – need high quality inductors, caps, etc.
- Noise/clock coupling – time-align to avoid interference
- Development time – should not delay node migration of digital baseband processor portion.
- Cost – need to minimize multiple pass testing and yield loss

Digital Transceiver Architecture



Conventional Direct Conversion is a Great Technology
 ... but not well suited for CMOS integration
 ... and digital techniques improve perf/power
 ... and digital provides a path to SDR!!

The DRP Approach for Transceivers




- **Minimize analog and RF circuitry**
 - Self-calibrate remaining analog (with dedicated processor)
 - Relax passive requirements as much as possible
- **Digital approach speeds debug and development**
- **Self-test and calibration made possible**
- **Production yield dominated by silicon defect density**

2009/07/03

Wireless Communication Engineering I

60

The DRP Approach (continued)




- **Move functions to domains of CMOS-process strengths**
 - Operate in fine time resolution, avoid fine voltage resolution
 - Inductor area could be equal to ~100K gates (use digital!)
 - Use switched cap techniques – excellent matching in DSM CMOS (not sensitive to process variations)
 - Logic and switched cap circuits can work well at low voltage

2009/07/03

Wireless Communication Engineering I

61

DRP RF Architecture




2009/07/03

Wireless Communication Engineering I

62

All-Digital PLL Vs. Conventional PLL




- The ADPLL is "Analog" only in FF, TDC and DCO
- Varactors operate in low sensitivity states ("on" or "off")
- Self-calibration is easy -- DCO gain can be assessed numerically
- Can lock very fast, dynamically change loop bandwidth (<10μsec), and collect register settings for "instant restart" on frequency.

2009/07/03

Wireless Communication Engineering I

63

Drawbacks of Conventional Analog PLL




- Many analog functions = multiple noise sources
- Varactors in VCO are sensitive (high tuning factor, i.e. $KVCO$)
- Loop filter may be large, leaky capacitors (for open loop "freeze"), variances in passives...
- Hard to calibrate
- Lock times can be long ($>100\mu\text{sec}$)

2009/07/03

Wireless Communication Engineering I

64

All-Digital PLL (ADPLL)




2009/07/03

Wireless Communication Engineering I

65

Digitally-Controlled Oscillator Core




2009/07/03

Wireless Communication Engineering I

66

DCO Varactor Banks



High-speed dithering and dynamic element matching are used to achieve high resolution ($\text{LSB} \approx 1.5\text{Hz}$).


2009/07/03

Wireless Communication Engineering I

67

Time-to-digital Converter (TDC)

- ◆ Quantized phase detector with resolution of about 20 ps
- ◆ DCO clock passes through the inverter chain
- ◆ Delayed outputs are sampled by FREF




2009/07/03

Wireless Communication Engineering I

68

Production Testing Simplification

- Extensive use of built-in-testing capabilities to reduce test costs.
- Tester is simple (low cost) and test time is minimal.




2009/07/03

Wireless Communication Engineering I

69

The DRP Technology - Summary



2009/07/03

Wireless Communication Engineering I

70